On-chip test apparatus

Details On-chip test apparatus On-chip test apparatus

2007-02-20

2007-02-20

Tu, Christine T. (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C377S064000

Reexamination Certificate

active

10789300

ABSTRACT:
Testing of on-chip test structures is accomplished by employing a test apparatus that allows test data to be uploaded into selected data latches associated with respective ones of a plurality of test structures. Tests are performed by selectively providing a test data from the data latch to the associated test structure. Test results may be registered into an adjacent data latch for downloading. Multiple test structures may thereby be tested using only limited probing pad access and wafer area.

REFERENCES:
patent: 5907562 (1999-05-01), Wrape et al.
patent: 5983380 (1999-11-01), Motika et al.
patent: 6934900 (2005-08-01), Cheng et al.
patent: 6950974 (2005-09-01), Wohl et al.

Affiliated with

Also associated with

Rating

On-chip test apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip test apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip test apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3868802