On-chip circuit and method for testing memory devices

Details On-chip circuit and method for testing memory devices On-chip circuit and method for testing memory devices

2001-01-23

2003-03-18

Decady, Albert (Department: 2153)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C365S200000, C365S201000

Reexamination Certificate

active

06536004

ABSTRACT:

TECHNICAL FIELD
The present invention relates generally to the testing of semiconductor memories, and more specifically to a method and apparatus that reduces the time for testing memory cells and enables a variety of test data patterns to be used in performing such tests.
BACKGROUND OF THE INVENTION
During the manufacture of a semiconductor memory, such as a synchronous dynamic random access memories (“SDRAMs”), it is necessary to test the memory to ensure it is operating properly. Electronic and computer systems containing semiconductor memories also normally test the memories when power is initially applied to the system. A typical SDRAM includes at least one array of memory cells arranged in rows and columns, and each memory cell must be tested to ensure it is operating properly. In a typical prior art test method, data having a first binary value (e.g., a “1”) is written to and read from all memory cells in the arrays, and thereafter data having a second binary value (e.g., a “0”) is typically written to and read from the memory cells. A memory cell is determined to be defective when the data written to the memory cell does not equal that read from the memory cell. As understood by one skilled in the art, other test data patterns may be utilized in testing the memory cells, such as an alternating bit pattern 101010 . . . written to the memory cells in each row of the arrays.
In a typical test configuration, an automated tester is coupled to address, data, and control buses of the SDRAM, and develops signals on these buses to perform the desired tests. The tester applies data transfer commands on the control bus, addresses on the address bus, and either provides or receives data on the data bus depending on whether the data transfer command is a read or write. In addition, the tester develops a clock signal which drives circuitry in the SDRAM to synchronously perform each of the steps involved in a particular data transfer operation as understood by one skilled in the art. The signals developed by the tester must satisfy particular timing parameters of the SDRAM that are typically established relative to particular edges of the clock signal.
In modern SDRAMs, the tester may need to develop a clock signal having a frequency of 100 megahertz or greater, and must also develop the associated address, data, and control signals at increasingly faster rates due to the shorter interval between particular edges of the clock signal. It is known in electronics that as the frequency of operation increases, the circuitry associated with a particular application typically becomes more complex and, as a result, typically more expensive. This is due in part to the potential for coupling electromagnetic energy at high frequencies between circuit lines, the critical nature of physical line lengths at high frequencies, and the potential for small delays to result in inoperability of the circuit. The tester could supply a lower frequency clock signal to the SDRAM, but this would increase the time and thus the cost of testing the SDRAM. Thus, the tester must supply very high frequency clock signals to modern SDRAMs. Testers capable of operating at these higher frequencies typically are more expensive than lower speed testers. In fact, the cost of such testers typically increases exponentially with increases in the frequency of operation. For example, a test operating at 50 megahertz may cost approximately $1 million while a tester operating at 100 megahertz can cost up to $5 million.
In an attempt to minimize the cost of the required tester, many SDRAMs include on-chip test circuitry. In such an SDRAM, the tester develops signals which place the SDRAM in a test mode, and the on-chip test circuitry then writes data to and reads data from the memory cells to verify their proper operation. The results of the tests performed by the on-chip test circuitry are typically provided on a pin or pins of the SDRAM, and the tester then monitors these pins to determine whether the SDRAM is defective. Such on-chip test circuitry is typically able to transfer data to and from the memory cells very quickly reducing the time required for testing the SDRAM. However, the tester must still apply the high frequency clock signal to the SDRAM in order to drive the on-chip test circuitry during testing. In addition, the on-chip test circuitry typically utilizes only a limited number of predetermined test data patterns in testing the memory cells in order to minimize the size and complexity of the on-chip test circuitry. Although the foregoing discussion was directed toward SDRAMs, one skilled in the art will realize such problems exist when testing any high-speed memory device, including SLDRAM, SRAM, and RAMBUS devices, as understood by one skilled in the art.
There is a need for an on-chip test circuit enabling a low frequency tester to test the memory cells in a high-speed memory device with a variety of test data patterns at the desired frequency of operation of the memory device.
SUMMARY OF THE INVENTION
An on-chip test circuit is included in an integrated circuit memory device including a memory-cell array having a plurality of memory cells arranged in rows and columns, the memory device further including a data terminal adapted to receive a data signal. The test circuit includes a test mode terminal adapted to receive a test mode signal. A test data storage circuit includes an input coupled to the data terminal and an output coupled to the memory-cell array. The test data storage circuit further includes terminals adapted to receive respective read test data and write test data signals. The test data storage circuit stores bits of data applied on the data terminal when the write test data signal is active. The test data storage circuit provides on its output the bits of stored data when the read test data signal is active. An error detection circuit includes a first input coupled to the memory-cell array and a second input coupled to the output of the test data storage circuit. The error detection circuit develops an active error signal on an output when the data on its inputs is unequal.
A test control circuit is coupled to the terminals of the test data storage circuit, and to the test mode terminal. When the test mode signal is active, the test control circuit operates in a first mode to activate the write test data signal and transfer data applied on the data terminal into the storage circuit. The test control circuit operates in a second mode to activate the read test data signal and transfer data in the storage circuit to memory cells in the array. The test control circuit operates in a third mode to activate the read test data signal and to access data stored in the memory cells such that the error detection circuit compares the data stored in the memory cell to the data that was initially transferred to the memory cell.


REFERENCES:
patent: 4183095 (1980-01-01), Ward
patent: 4669082 (1987-05-01), Tilghman et al.
patent: 5016220 (1991-05-01), Yamagata
patent: 5231605 (1993-07-01), Lee
patent: 5367522 (1994-11-01), Otani
patent: 5533194 (1996-07-01), Albin et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5757705 (1998-05-01), Manning
patent: 5812562 (1998-09-01), Baeg
patent: 5818754 (1998-10-01), Ogura
patent: 5966388 (1999-10-01), Wright et al.
patent: 6002620 (1999-12-01), Tran et al.
patent: 6003142 (1999-12-01), Mori
patent: 6006349 (1999-12-01), Fujisaki
patent: 6014759 (2000-01-01), Manning
patent: 6014763 (2000-01-01), Dhong et al.
patent: 6016565 (2000-01-01), Miura
patent: 6058056 (2000-05-01), Beffa et al.
patent: 6067649 (2000-05-01), Goodwin
patent: 6178532 (2001-01-01), Pierce et al.
patent: 0 744 755 (1996-11-01), None
Sinaki, George, “C-17A Mission Computer Internal Built-In Test and 1-Level Fault Logging”, IEEE, 1993.
Iwata et al., “A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications”, IEEE, 1990.

Affiliated with

Also associated with

Rating

On-chip circuit and method for testing memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip circuit and method for testing memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip circuit and method for testing memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3004403