Offset test pattern apparatus and method

Details Offset test pattern apparatus and method Offset test pattern apparatus and method

2005-05-03

2008-11-04

Louis-Jacques, Jacques (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07447965

ABSTRACT:
Communications equipment can be tested using a test pattern encapsulated within a frame, and offsetting the test pattern in each successive frame. In equipment having a number of data latches receiving serial input, the introduction of the offset allows each latch, over time, to be exposed to the same pattern as the other latches. That is, the latches “see” different portions of the pattern at a given time, but over time, each can be exposed to the full pattern. Otherwise, each latch would “see” its own static pattern, different from the other latches, but the same over time with respect to itself. The offset can enhance diagnostic capabilities of the test pattern.

REFERENCES:
patent: 5003308 (1991-03-01), Furniss et al.
patent: 5163057 (1992-11-01), Grupp
patent: 5282211 (1994-01-01), Manlick et al.
patent: 5392314 (1995-02-01), Wolf
patent: 5592674 (1997-01-01), Gluska et al.
patent: 5726991 (1998-03-01), Chen et al.
patent: 5991344 (1999-11-01), Fujii et al.
patent: 6032282 (2000-02-01), Masuda et al.
patent: 6041429 (2000-03-01), Koenemann
patent: 6041492 (2000-03-01), Hishikawa
patent: 6201829 (2001-03-01), Schneider
patent: 6363060 (2002-03-01), Sarkar
patent: 6373861 (2002-04-01), Lee
patent: 6498929 (2002-12-01), Tsurumi et al.
patent: 6553529 (2003-04-01), Reichert
patent: 6684350 (2004-01-01), Theodoras, II et al.
patent: 6834367 (2004-12-01), Bonneau et al.
patent: 6865660 (2005-03-01), Duncan
patent: 6977960 (2005-12-01), Takinosawa
patent: 7042842 (2006-05-01), Paul et al.
patent: 7062696 (2006-06-01), Barry et al.
patent: 7093172 (2006-08-01), Fan et al.
patent: 7111208 (2006-09-01), Hoang et al.
patent: 2004/0003331 (2004-01-01), Salmon et al.
patent: 2004/0015761 (2004-01-01), Klotz et al.
patent: 2004/0052521 (2004-03-01), Halgren et al.
patent: 2004/0177301 (2004-09-01), Tarango et al.
patent: 2005/0076280 (2005-04-01), Martinez
patent: 2005/0086563 (2005-04-01), Carballo
patent: 2005/0166110 (2005-07-01), Swanson et al.
patent: 2005/0238127 (2005-10-01), Naffziger et al.
patent: 2005/0249001 (2005-11-01), Tanaka et al.
patent: 2005/0270870 (2005-12-01), Shin et al.
patent: 2006/0010358 (2006-01-01), Miller
patent: 2006/0010360 (2006-01-01), Kojima
patent: 2006/0156134 (2006-07-01), Mukherjee et al.
patent: 2006/0203725 (2006-09-01), Paul et al.
patent: 2006/0248424 (2006-11-01), Colunga et al.
patent: WO 2005/015248 (2005-02-01), None
Brink et al., “Exploitive Test Pattern Apparatus and Method,” U.S. Appl. No. 11/121,152 (May 3, 2005).
“Annex A Test Bit Sequence,” Methodology for Jitter and Signal Quality Specification-MJSQ Technical Report REV 10.0, pp. 117-132 (Mar. 10, 2003).
“IA Title: Common Electrical I/O (CEI)—Electrical and Jitter Interoperability Agreements for 6G+ bps and 11G+ bps I/O,” Implementation Agreement OIF-CEI-01.0, Optical Internetworking Forum—Clause 0: Document Structure and Contents, pp. 33-86 (Dec. 13, 2004).
“Series O: Specifications of Measuring Equipment; Equipment for the Measurement of Digital and Analogue/Digital Parameters; General Requirements for Instrumentation for Performance Measurements on Digital Transmission Equipment,” ITU-T 0.150, all pages (May 1996).
“Series O: Specifications of Measuring Equipment; Equipment for the Measurement of Digital and Analogue/Digital Parameters; General Requirements for Instrumentation for Performance Measurements on Digital Transmission Equipment; Corrigendum 1,” ITU-T 0.150 Corrigendum 1, all pages, (May 2002).
“Fibre Channel; Framing and Signaling (FC-FS) REV 1.80,” INCITS Working Draft Proposed American National Standard for Information Technology, pp. 1-79, 574-595 (Mar. 26, 2003).
“Serial ATA: High Speed Serialized AT Attachment,” Serial ATA Workshop, Rev. 1.0a, pp. 128-133 (Jan. 7, 2003).

Affiliated with

Also associated with

Rating

Offset test pattern apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Offset test pattern apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset test pattern apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4025218