Off-state gate-oxide field reduction in CMOS

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257 69, 257195, 257204, 257288, 257368, 257356, 257357, H01L 2976, H01L 2994, H01L 31062, H01L 31113

Patent

active

056024100

ABSTRACT:
A MOSFET device utilizes the gate depletion effect to reduce the oxide field over the junction area. Since the gate depletion effect is present in the non-conducting off state for n.sup.+ gate PMOS devices and p.sup.+ gate NMOS devices, performance degradation is overcome. The level of doping of the gate is critical. In order to prevent gate depletion in the conducting, on state, the NMOS FET must use a highly doped n.sup.+ gate. The PMOS FET n.sup.+ gate must be non-degeneratively doped in order to utilize the advantage of the gate depletion in the non-conducting, off state. This is accomplished by implanting different doses of the same dopant type into the different gates. The MOSFET device can be implemented equally well for n.sup.+ gate PMOS FET devices as well as for p.sup.+ gate NMOS FET devices.

REFERENCES:
patent: 3855610 (1974-12-01), Masuda et al.
patent: 4047215 (1977-09-01), Frye et al.
patent: 4124933 (1978-11-01), Nicholas
patent: 4454524 (1984-06-01), Spence
patent: 4590506 (1986-05-01), Easer
patent: 4935802 (1990-06-01), Nogachi et al.
patent: 4992840 (1991-02-01), Haddad et al.
patent: 5031088 (1991-07-01), Yoshida

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Off-state gate-oxide field reduction in CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Off-state gate-oxide field reduction in CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Off-state gate-oxide field reduction in CMOS will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-344422

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.