Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-03-13
2009-02-10
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S266000
Reexamination Certificate
active
07488646
ABSTRACT:
A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate are a floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells.
REFERENCES:
patent: 4892840 (1990-01-01), Esquivel et al.
patent: 5017980 (1991-05-01), Gill et al.
patent: 5051795 (1991-09-01), Gill et al.
patent: 5156990 (1992-10-01), Mitchell
patent: 5159431 (1992-10-01), Yoshikawa
patent: 5399891 (1995-03-01), Yiu et al.
patent: 5420060 (1995-05-01), Gill et al.
patent: 5475251 (1995-12-01), Kuo et al.
patent: 5656837 (1997-08-01), Lancaster et al.
patent: 5696399 (1997-12-01), Cereda et al.
patent: 5874353 (1999-02-01), Lin et al.
patent: 5949101 (1999-09-01), Aritome
patent: 6034394 (2000-03-01), Ramsbey et al.
patent: 6034395 (2000-03-01), Tripsas et al.
patent: 6037625 (2000-03-01), Matsubara et al.
patent: 6066873 (2000-05-01), Wang et al.
patent: 6144062 (2000-11-01), Mine et al.
patent: 6184085 (2001-02-01), Jeong
patent: 6187651 (2001-02-01), Oh
patent: 6190966 (2001-02-01), Ngo et al.
patent: 6222225 (2001-04-01), Nakamura et al.
patent: 6228713 (2001-05-01), Pradeep et al.
patent: 6255689 (2001-07-01), Lee
patent: 6291851 (2001-09-01), Matsumoto et al.
patent: 6342715 (2002-01-01), Shimizu et al.
patent: 6351008 (2002-02-01), Patelmo et al.
patent: 6369416 (2002-04-01), Hui et al.
patent: 6373095 (2002-04-01), Bracchitta et al.
patent: 6548857 (2003-04-01), Dalla Libera et al.
patent: 6635530 (2003-10-01), Helm et al.
patent: 6974746 (2005-12-01), Iguchi et al.
patent: 463510 (1992-01-01), None
patent: 03-099473 (1991-04-01), None
patent: 3-220778 (1991-09-01), None
patent: 05-218440 (1993-08-01), None
patent: 06-188431 (1994-07-01), None
patent: 07-142598 (1995-06-01), None
patent: 11-026731 (1999-01-01), None
patent: 11-54633 (1999-02-01), None
patent: 11-087543 (1999-03-01), None
patent: 11163304 (1999-06-01), None
patent: 11-177066 (1999-07-01), None
patent: 11-317464 (1999-11-01), None
patent: 2000-12709 (2000-01-01), None
patent: 2000-012709 (2000-01-01), None
patent: 1999-018367 (1999-03-01), None
K. Shimizu, et al., “A Novel High-Density 5F2 NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories”, Microelectronics Engineering Laboratory, IEDM 97-271-274.
Kenichi Imamiya, et al., “A 130-mm2, 256-Mbit NAND Flash with Shallow Trench Isolation Technology”, IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999, pp. 1536-1543.
Himeno Yoshiaki
Iguchi Tadashi
Tsunoda Hiroaki
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Picardat Kevin M
LandOfFree
Nonvolatile semiconductor memory device and its... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and its..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and its... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4127069