Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-05-13
2008-05-13
Menz, Douglas M. (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S257000, C438S283000
Reexamination Certificate
active
07371643
ABSTRACT:
A memory cell and a selection transistor for selecting the memory cell are provided. The memory cell includes a floating gate formed on a semiconductor substrate via a first gate insulation film, a pair of first diffusion layers positioned on the opposite sides of the floating gate and formed in the substrate, first and second control gates formed on the opposite sides of the floating gate to drive the floating gate, and an inter-gate insulation film formed between the first and second control gates and the floating gate. The selection transistor includes a selection gate wiring including a first portion constituted of the same conductive layer as the first conductive layer, and a second portion constituted of the same conductive layer as the second conductive layer, and a second diffusion layer formed in the substrate, facing the second portion of the selection gate wiring.
REFERENCES:
patent: 5115288 (1992-05-01), Manley
patent: 6191975 (2001-02-01), Shimizu et al.
patent: 6432773 (2002-08-01), Gerber et al.
patent: 6493264 (2002-12-01), Yamauchi
patent: 6667507 (2003-12-01), Shirota et al.
patent: 6720612 (2004-04-01), Takeuchi et al.
patent: 6788573 (2004-09-01), Choi
patent: 6894341 (2005-05-01), Sugimae et al.
patent: 7015550 (2006-03-01), Sugimae et al.
patent: 2002/0040992 (2002-04-01), Manabe et al.
patent: 11-145429 (1999-05-01), None
patent: 11-17707 (1999-07-01), None
patent: 11-238814 (1999-08-01), None
patent: 2000-188384 (2000-07-01), None
patent: 2001-284555 (2001-10-01), None
patent: 2002-50703 (2002-02-01), None
patent: 2002-217318 (2002-08-01), None
patent: 2002-280463 (2002-09-01), None
patent: 2003-60092 (2003-02-01), None
Y. Sasago, et al., IEEE IEDM, pp. 952-954, “10-MB/S Multi-Level Programming of GB-Scale Flash Memory Enabled B New AG-and Cell Technology”. 2002.
Kutsukake Hiroyuki
Sugimae Kikuko
Kabushiki Kaisha Toshiba
Menz Douglas M.
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2787212