Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-06-07
1997-08-12
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438263, H01L 218247
Patent
active
056565135
ABSTRACT:
A memory device, such as a flash EEPROM, employs a high energy implantation to form common source line, avoiding the necessity of self-aligned source etch processes. The use of the high energy implantation, and avoiding the etching process, provides for greater cell uniformity, and better V.sub.T distribution.
REFERENCES:
patent: 4500899 (1985-02-01), Shirai et al.
patent: 5087584 (1992-02-01), Wada et al.
patent: 5103274 (1992-04-01), Tang et al.
patent: 5120671 (1992-06-01), Tang et al.
patent: 5151375 (1992-09-01), Kazerounian et al.
patent: 5335198 (1994-08-01), Van Buskirk et al.
patent: 5384268 (1995-01-01), Lur et al.
patent: 5394001 (1995-02-01), Yamagnchi et al.
patent: 5445981 (1995-08-01), Lee
patent: 5482881 (1996-01-01), Chen et al.
Hsu James Juen
Wang Hsingya Arthur
Advanced Micro Devices , Inc.
Booth Richard A.
Lechter Michael A.
Niebling John
Phillips James H.
LandOfFree
Nonvolatile memory cell formed using self aligned source implant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory cell formed using self aligned source implant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory cell formed using self aligned source implant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-159838