Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2008-03-11
2010-06-29
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S230080, C365S233500
Reexamination Certificate
active
07746708
ABSTRACT:
A nonvolatile latch circuit and a system on a chip are provided with the same feature detection of change of latch data in an active period to store new data in a latch without an additional data storage time. The nonvolatile latch circuit does not require an additional data storage period but detects change of latch data in the active period to store new data in a nonvolatile latch unit. When power is accidentally off, new data are constantly stored in the nonvolatile latch unit, thereby preventing data loss and improving an operating speed without a booting time for restoring data.
REFERENCES:
patent: 5301142 (1994-04-01), Suzuki et al.
patent: 5638323 (1997-06-01), Itano
patent: 6161237 (2000-12-01), Tang
patent: 6239624 (2001-05-01), Yang et al.
patent: 6246626 (2001-06-01), Roohparvar
patent: 6362675 (2002-03-01), Alwais
patent: 6882203 (2005-04-01), Miyagi
patent: 6922362 (2005-07-01), La Malfa et al.
patent: 6967892 (2005-11-01), Tanaka et al.
patent: 2003/0214337 (2003-11-01), Miyagi
patent: 03-135109 (1991-06-01), None
patent: 2004-096727 (2004-03-01), None
Ahn Jin Hong
Kang Hee Bok
Hynix / Semiconductor Inc.
Luu Pho M.
Townsend and Townsend / and Crew LLP
LandOfFree
Nonvolatile latch circuit and system on chip with the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile latch circuit and system on chip with the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile latch circuit and system on chip with the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186766