Static information storage and retrieval – Read/write circuit – Including specified plural element logic arrangement
Reexamination Certificate
2001-05-31
2003-04-29
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including specified plural element logic arrangement
C365S154000
Reexamination Certificate
active
06556487
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to SRAM cells generally and, more particularly, to a non-volatile SRAM cell that can be manufactured using a conventional floating-gate (e.g., EPROM, EEPROM or flash) or floating charge storage layer (e.g., SONOS or MNOS) technology. The present non-volatile SRAM cell may also function as a combination ROM-RAM cell (e.g., where the cell provides a ROM function on power-up and a RAM function under normal operating conditions).
BACKGROUND OF THE INVENTION
One example of a conventional non-volatile SRAM cell can be found in U.S. Pat. No. 5,488,579, which is hereby incorporated by reference in its entirety. The cell of the 579 patent includes a three transistor non-volatile stack (i.e., with source-drain terminals in series), but does not shunt the SRAM pass transistor. The pass transistors also receive a second positive supply voltage, Vdd
2
, that differs from a conventional first positive supply voltage (e.g., Vcc or Vdd
1
). The stack is made up of PMOS transistors, with a PMOS SONOS device occupying the middle position.
The 579 patent has one or more of the following disadvantages: (i) a two-cycle cell that requires CLEAR and STORE non-volatile operations on power-fail in the worst case scenario, (ii) the cell is less suitable for combination ROM/SRAM due to potential finite disturb problems, and/or (iii) the cell has little margin for error (e.g., one must take significant care on RECALL to weaken the volatile latch for correct transfer of non-volatile data).
SUMMARY OF THE INVENTION
The present invention concerns a non-volatile SRAM cell, comprising (i) a nonvolatile memory element; (ii) a volatile memory element coupled to the nonvolatile memory element; and (iii) a gate circuit coupled to the nonvolatile memory element, wherein the gate circuit is configured to transfer data to and from a first input/output line into the volatile memory element.
Another aspect of the present invention concerns a method for recalling data previously stored in a volatile memory, comprising the sequential steps of: (a) storing the data in a non-volatile memory element coupled to the volatile memory upon a power fail event; (b) applying power to a device containing both the non-volatile memory element and the volatile memory; and (c) recalling said data from said non-volatile memory element into said volatile memory. In one embodiment of this aspect, the method recalling step comprises the steps of: (c-1) writing a predetermined digital logic value into the volatile memory, and (c-2) reading the non-volatile memory element.
The objects, features and advantages of the present invention include a non-volatile static memory cell that comprises a conventional SPAM cell and control circuitry, with (i) only one or two additional non-volatile transistors, (ii) only two extra control lines and a controlled power/voltage supply, and/or (iii) non-volatile memory elements that do not interfere with normal SRAM operation.
REFERENCES:
patent: 4132904 (1979-01-01), Harari
patent: 4799194 (1989-01-01), Arakawa
patent: 4800533 (1989-01-01), Arakawa
patent: 5065362 (1991-11-01), Herdt et al.
patent: 5353248 (1994-10-01), Gupta
patent: 5440508 (1995-08-01), Pathak et al.
patent: 5488579 (1996-01-01), Sharma et al.
patent: 5496756 (1996-03-01), Sharma et al.
patent: 5602776 (1997-02-01), Herdt et al.
patent: 5892712 (1999-04-01), Hirose et al.
patent: 6285586 (2001-09-01), Lung et al.
Murray Kenelm G. D.
Phelan Cathal G.
Ratnakumar Nirmal
Christopher P. Maiorana P.C.
Cypress Semiconductor Corp.
Elms Richard
Phung Anh
LandOfFree
Non-volatile static memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile static memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile static memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3039583