Non-volatile single-event upset tolerant latch circuit

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S154000, C365S163000

Reexamination Certificate

active

07965541

ABSTRACT:
A non-volatile single-event upset (SEU) tolerant latch is disclosed. The non-volatile SEU tolerant latch includes a first and second inverters connected to each other in a cross-coupled manner. The gates of transistors within the first inverter are connected to the drains of transistors within the second inverter via a first feedback resistor. Similarly, the gates of transistors within the second inverter are connected to the drains of transistors within the first inverter via a second feedback resistor. The non-volatile SEU tolerant latch also includes a pair of chalcogenide memory elements connected to the inverters for storing information.

REFERENCES:
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4725981 (1988-02-01), Rutledge
patent: 4809226 (1989-02-01), Ochoa, Jr.
patent: 4956814 (1990-09-01), Houston
patent: 4995000 (1991-02-01), Terrell
patent: 5301146 (1994-04-01), Hama
patent: 6060926 (2000-05-01), Campbell
patent: 6271568 (2001-08-01), Woodruff et al.
patent: 6531373 (2003-03-01), Gill et al.
patent: 6847543 (2005-01-01), Toyoda et al.
patent: 7468904 (2008-12-01), Lawson et al.
patent: 7499315 (2009-03-01), Lowrey et al.
patent: 2004/0105301 (2004-06-01), Toyoda et al.
patent: 2004/0165417 (2004-08-01), Lesea
patent: 2004/0165418 (2004-08-01), Lesea
patent: 2006/0171194 (2006-08-01), Lowrey et al.
patent: 2007/0103961 (2007-05-01), Roper et al.
patent: 2007/0165446 (2007-07-01), Oliva et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Non-volatile single-event upset tolerant latch circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile single-event upset tolerant latch circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile single-event upset tolerant latch circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2633292

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.