Static information storage and retrieval – Systems using particular element – Resistive
Reexamination Certificate
2011-06-14
2011-06-14
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Systems using particular element
Resistive
C365S046000, C365S100000, C365S189160
Reexamination Certificate
active
07961494
ABSTRACT:
A very dense cross-point memory array of multi-level read/write two-terminal memory cells, and methods for its programming, are described. Multiple states are achieved using two or more films that each have bi-stable resistivity states, rather than “tuning” the resistance of a single resistive element. An exemplary memory cell includes a vertical pillar diode in series with two different bi-stable resistance films. Each bi-stable resistance film has both a high resistance and low resistance state that can be switched with appropriate application of a suitable bias voltage and current. Such a cross-point array is adaptable for two-dimensional rewritable memory arrays, and also particularly well-suited for three-dimensional rewritable (3D R/W) memory arrays.
REFERENCES:
patent: 5787042 (1998-07-01), Morgan
patent: 6473332 (2002-10-01), Ignatiev et al.
patent: 6490218 (2002-12-01), Vyvoda et al.
patent: 6951780 (2005-10-01), Herner
patent: 6987689 (2006-01-01), Bozano et al.
patent: 7345907 (2008-03-01), Scheuerlein
patent: 2005/0040455 (2005-02-01), Bozano et al.
patent: 2005/0158950 (2005-07-01), Scheuerlein et al.
patent: 2006/0157682 (2006-07-01), Scheuerlein
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2007/0002603 (2007-01-01), Cleeves
patent: 2007/0008773 (2007-01-01), Scheuerlein
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0090425 (2007-04-01), Kumar et al.
patent: 2007/0132049 (2007-06-01), Stipe
patent: 2007/0164272 (2007-07-01), Yang et al.
patent: 2007/0228354 (2007-10-01), Scheuerlein
patent: 2007/0236981 (2007-10-01), Herner
patent: 2008/0025088 (2008-01-01), Scheuerlein et al.
patent: 2009/0026433 (2009-01-01), Chiang
patent: 2009/0086521 (2009-04-01), Herner et al.
International Search Report and Written Opinion mailed Nov. 30, 2009, for International App. No. PCT/US2009/040187, 6 pages.
Adee, Sally, “The Mysterious Memristor,” IEEE Spectrum online, May 1, 2008, 3 pages, URL: <http://www.spectrum.ieee.org/may08/6207>.
Lee, Seungjae et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology,” ISSCC 2004, Session 2, Non-Volatile Memory, 2.7, including visual supplements, Feb. 16, 2004, 13 pages.
Sim, Hyunjun, et al., in “Resistance switching characteristics of polycrystalline Nb2O5 for nonvolatile memory application,” IEEE Elect. Dev. Lett. 26, 292 (2005), 3 pages.
Seo, S. et al., in “Electrode dependence of resistance switching in polycrystalline NiO films,” Applied Physics Letters, vol. 87, Issue 26, id. 263507, Dec. 29, 2005, 3 pages.
Seo, S. et al., in “Reproducible resistance switching in polycrystalline NiO films,” Applied Physics Letters, vol. 85, Issue 23, id. 5655, Dec. 6, 2004, 3 pages.
Luu Pho M
SanDisk 3D LLC
Zagorin O'Brien Graham LLP
LandOfFree
Non-volatile multi-level re-writable memory cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile multi-level re-writable memory cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile multi-level re-writable memory cell... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2731754