Non-destructive sideband reading of processor state information

Details Non-destructive sideband reading of processor state information Non-destructive sideband reading of processor state information

2008-05-30

2010-11-09

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Specialized instruction processing in support of testing,...

Reexamination Certificate

active

07831816

ABSTRACT:
A processor receives a command via a sideband interface on the processor to read processor state information, e.g., CPUID information. The sideband interface provides the command information to a microcode engine in the processor that executes the command to retrieve the designated processor state information at an appropriate instruction boundary and retrieves the processor state information. That processor information is stored in local buffers in the sideband interface to avoid modifying processor state. After the microcode engine completes retrieval of the information and the sideband interface command is complete, execution returns to the normal flow in the processor. Thus, the processor state information may be obtained non-destructively during processor runtime.

REFERENCES:
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5802359 (1998-09-01), Webb et al.
patent: 5958037 (1999-09-01), Dreyer et al.
patent: 6453344 (2002-09-01), Ellsworth et al.
patent: 6735660 (2004-05-01), Osten et al.
patent: 6981083 (2005-12-01), Arimilli et al.
patent: 7210131 (2007-04-01), Schmidt et al.
patent: 7711990 (2010-05-01), Nickolls et al.
patent: 2003/0097602 (2003-05-01), Bigbee et al.
patent: 2004/0153762 (2004-08-01), Flynn et al.
patent: 2004/0210760 (2004-10-01), McGrath et al.
patent: 2005/0055524 (2005-03-01), Gulick et al.
patent: 2008/0022052 (2008-01-01), Sakugawa
patent: 2008/0046695 (2008-02-01), Ishizuka et al.
U.S. Appl. No. 11/947,330, filed Nov. 29, 2007, entitled “Sideband Access Based Method and Apparatus for Determining Software Integrity,” naming inventor Wallace Paul Montgomery.
AMD “CPUID Specification,” Advanced Micro Devices Publication #25481, Revision 2.26, Jul. 2007 (26 pages).
Zhuo, Haihong et al., “Remote Management with the Baseboard Management Controller in Eighth-Generation Dell PowerEdge Servers,” Dell Power Solutions, Oct. 2004, pp. 26-29 (4 pages).
INTEL Datasheet, “System Management Feature Specifications,” Dual-Core Intel® Itanium® Processor 9000 and 9100 Series Datasheet, Sec. 6, Oct. 2007, pp. 79-90 (14 pages).
INTEL Datasheet, “System Management Feature Specifications,” Intel® Itanium® Processor at 800 MHz and 733 MHz Datasheet, Sec. 6, Aug. 2001, pp. 6-1 to 6-12 (14 pages).
U.S. Appl. No. 12/208,071, filed Sep. 10, 2008, entitled, “Method and Apparatus for Making Processor Sideband Interface Adhere to Secure Mode Restrictions,” naming inventors Wallace Paul Montgomery, Andrew Lueck, and Geoffrey S. S. Strongin.

Affiliated with

Also associated with

Rating

Non-destructive sideband reading of processor state information does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-destructive sideband reading of processor state information, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-destructive sideband reading of processor state information will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4242776