Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-01-18
2011-01-18
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S260000, C438S398000, C438S593000, C257SE21422
Reexamination Certificate
active
07871886
ABSTRACT:
A method of making a semiconductor device using a semiconductor substrate includes forming a first insulating layer having a first band energy over the semiconductor substrate. A first semiconductor layer having a second band energy is formed on the first insulating layer. The first semiconductor layer is annealed to form a plurality of first charge retainer globules from the first semiconductor layer. A first protective film is formed over each charge retainer globule of the plurality of first charge retainer globules. A second semiconductor layer is formed having a third band energy over the plurality of first charge retainer globules. The second semiconductor layer is annealed to form a plurality of storage globules from the second semiconductor layer over the plurality of first charge retainer globules. A magnitude of the second band energy is between a magnitude of the first band energy and a magnitude of the third band energy.
REFERENCES:
patent: 6297095 (2001-10-01), Muralidhar et al.
patent: 6320784 (2001-11-01), Muralidhar et al.
patent: 6455372 (2002-09-01), Weimer
patent: 6784103 (2004-08-01), Rao et al.
patent: 6808986 (2004-10-01), Rao et al.
patent: 6955965 (2005-10-01), Halliyal et al.
patent: 6958265 (2005-10-01), Steimle et al.
patent: 6964902 (2005-11-01), Steimle et al.
patent: 7091089 (2006-08-01), Steimle
patent: 7091130 (2006-08-01), Rao et al.
patent: 7183159 (2007-02-01), Rao et al.
patent: 7186616 (2007-03-01), Rao et al.
patent: 7301172 (2007-11-01), Atwater et al.
patent: 7361543 (2008-04-01), Steimle et al.
patent: 7361567 (2008-04-01), Rao et al.
patent: 7416945 (2008-08-01), Muralidhar et al.
patent: 7432158 (2008-10-01), Rao et al.
patent: 7445984 (2008-11-01), Rao et al.
patent: 7517747 (2009-04-01), Muralidhar et al.
patent: 7800164 (2010-09-01), Muralidhar et al.
patent: 2006/0046384 (2006-03-01), Joo et al.
patent: 2006/0189079 (2006-08-01), Merchant et al.
patent: 2007/0128796 (2007-06-01), Chu
patent: 2008/0296658 (2008-12-01), Maurelli
Notice of Allowance mailed Mar. 3, 2010 on U.S. Appl. No. 12/229,262.
Hong Cheong Min
Kang Sung-Taeg
Clingan, Jr. James L.
Freescale Semiconductor Inc.
Trinh Michael
Vo Kim-Marie
LandOfFree
Nanocrystal memory with differential energy bands and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nanocrystal memory with differential energy bands and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nanocrystal memory with differential energy bands and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2711232