Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2008-01-15
2008-01-15
Li, Aimee J. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
Reexamination Certificate
active
07320065
ABSTRACT:
An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and controlling the processor thread state and access to other components. The pipeline enables simultaneous execution of multiple threads by selectively avoiding memory or peripheral access conflicts through the types of pipeline stages chosen and the use of dual and tri-port memory techniques. The single processor core executes one or multiple instruction streams on multiple data streams in various combinations under the control of single or multiple threads.
REFERENCES:
patent: 4155115 (1979-05-01), Wilske
patent: 4556951 (1985-12-01), Dickman et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4646236 (1987-02-01), Crockett et al.
patent: 4901230 (1990-02-01), Chen et al.
patent: 4985827 (1991-01-01), Hamanaka et al.
patent: 5276847 (1994-01-01), Kohn
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5546593 (1996-08-01), Kimura et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5632032 (1997-05-01), Ault et al.
patent: 5666535 (1997-09-01), Komori et al.
patent: 5721920 (1998-02-01), Mak et al.
patent: 5734921 (1998-03-01), Dapp et al.
patent: 5742822 (1998-04-01), Motomura
patent: 5752067 (1998-05-01), Wilkinson et al.
patent: 5754871 (1998-05-01), Wilkinson et al.
patent: 5761523 (1998-06-01), Wilkinson et al.
patent: 5784552 (1998-07-01), Bishop et al.
patent: 5828894 (1998-10-01), Wilkinson et al.
patent: 5835705 (1998-11-01), Larsen et al.
patent: 5845331 (1998-12-01), Carter et al.
patent: 5867725 (1999-02-01), Fung et al.
patent: 5872963 (1999-02-01), Bitar et al.
patent: 5878241 (1999-03-01), Wilkinson et al.
patent: 5903899 (1999-05-01), Steele, Jr.
patent: 5907702 (1999-05-01), Flynn et al.
patent: 5923872 (1999-07-01), Chrysos et al.
patent: 5933627 (1999-08-01), Parady
patent: 5944816 (1999-08-01), Dutton et al.
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 5968167 (1999-10-01), Whittaker et al.
patent: 6000044 (1999-12-01), Chrysos et al.
patent: 6003123 (1999-12-01), Carter et al.
patent: 6018759 (2000-01-01), Doing et al.
patent: 6052708 (2000-04-01), Flynn et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6088788 (2000-07-01), Borkenhagen et al.
patent: 6092180 (2000-07-01), Anderson et al.
patent: 6094715 (2000-07-01), Wilkinson et al.
patent: 6101569 (2000-08-01), Miyamoto et al.
patent: 6105051 (2000-08-01), Borkenhagen et al.
patent: 6105074 (2000-08-01), Yokote
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6134653 (2000-10-01), Roy et al.
patent: 6138140 (2000-10-01), Yokote
patent: 6148396 (2000-11-01), Chrysos et al.
patent: 6154832 (2000-11-01), Maupin
patent: 6163840 (2000-12-01), Chrysos et al.
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6195748 (2001-02-01), Chrysos et al.
patent: 6272616 (2001-08-01), Fernando et al.
patent: 6298431 (2001-10-01), Gottlieb
patent: 6341347 (2002-01-01), Joy et al.
patent: 6357016 (2002-03-01), Rodgers et al.
patent: 6438671 (2002-08-01), Doing et al.
patent: 0 697 653 (1996-02-01), None
patent: 1091292 (2001-04-01), None
patent: 63070343 (1988-03-01), None
patent: 63100539 (1988-05-01), None
patent: 03040034 (1991-02-01), None
patent: WO-93 02414 (1993-02-01), None
patent: WO9738372 (1997-10-01), None
patent: WO-99 31580 (1999-06-01), None
patent: WO-00 68780 (2000-11-01), None
patent: WO-00 68781 (2000-11-01), None
Tanenbaum, Andrew S. “Structured Computer Organization”. Second Edition. Englewood Cliffs, NJ: Prentice-Hall, Inc., © 1984. pp. 10-12.
Furber, Steve. “ARM System-on-Chip Architecture”. Second Edition. Reading, Mass.: Peason Education Limited, © 2000. pp. 19-20, 22-24, 28-32, 216-217, and 271.
Li, Yamin and Chu, Wanming. “The Effects of STEF in Finely Parallel Multithreaded Processors”. IEEE © 1995. pp. 318-325.
Cavendish, Dirceu. “CORPS—A Pipelined Fair Packet Scheduler for High Speed Switches”. IEEE © 2000. pp. 55-64.
Furber, Steve. “ARM System-on-Chip Architecture”. Second Edition. Reading, Mass.: Peason Education Limited, © 2000. pp. 290-293.
Broughton Colin
Gosior Jason
Jacobsen Phillip
Sobota John
Eleven Engineering Incorporated
Li Aimee J.
Tomkins Donald V.
LandOfFree
Multithread embedded processor with input/output capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multithread embedded processor with input/output capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multithread embedded processor with input/output capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2811045