Multiprobe instruction cache with instruction-based probe hint g

Details Multiprobe instruction cache with instruction-based probe hint g Multiprobe instruction cache with instruction-based probe hint g

1997-07-29

1999-08-03

Swann, Tod R.

Electrical computers and digital processing systems: memory

Address formation

Generating prefetch, look-ahead, jump, or predictive address

711125, G06F 934, G06F 1206

Patent

active

059338601

ABSTRACT:
A computer system including an instruction cache (I-cache) having a plurality of banks for storing a subset of data from memory is shown to include a prediction mechanism for predicting which bank of the I-cache contains the required data. A prediction value, including a sequential prediction hint and a branch prediction hint, is associated with each instruction stored in the I-cache. The prediction value may either be stored with the I-cache data, or in a separate memory included before the I-cache. If the predicted value is incorrect, the predicted hint is `trained` to provide a higher degree of accuracy for repetitive instruction stream operation. Processor performance is additionally improved by providing a branch hint that allows for smoother transition between changing instruction streams.

REFERENCES:
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4860199 (1989-08-01), Langendorf
patent: 4894772 (1990-01-01), Langendorf
patent: 4905141 (1990-02-01), Brenza
patent: 5136697 (1992-08-01), Johnson
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5392414 (1995-02-01), Yung
patent: 5418922 (1995-05-01), Liu
patent: 5440704 (1995-08-01), Itomitsu et al.
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5619676 (1997-04-01), Fukuda
patent: 5640532 (1997-06-01), Thome
patent: 5659699 (1997-08-01), Berternitz
patent: 5687349 (1997-11-01), McGarity
Liu, Lishing, "Partial Address Directory for Cache Access", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V.2, No.2, pp. 226-240, Jun. 1994.
Theobald et al., "A Design Framework for Hybrid-Access Caches", High Performance Computer Architecture, 1995 Symposium, pp. 144-153, Feb. 1995.
Seznec, Andre, "About set and skewed associativity on second-level caches", Computer Design--ICCD '93, 1993 International Conference, pp. 40-43, 1993.

Affiliated with

Also associated with

Rating

Multiprobe instruction cache with instruction-based probe hint g does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprobe instruction cache with instruction-based probe hint g, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprobe instruction cache with instruction-based probe hint g will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-860683