Static information storage and retrieval – Read/write circuit – Multiplexing
Reissue Patent
2001-05-15
2008-07-08
Nguyen, Tuan T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S189040, C365S230050
Reissue Patent
active
RE040423
ABSTRACT:
A RAM with programmable data port configuration provides for programmable configuration of RAM data ports, and in the case of a multiport RAM, for independent programmable configuration of each data port. A single programmable RAM cell can be utilized in a variety of data port configurations, thereby reducing the number of combinations necessary in a standard cell library or gate array in implement the every possible configuration. In one embodiment of the invention, a dual port RAM is provided with a decoder, an input multiplexer and an output multiplexer for each data port. The input multiplexer for each data port provides several different selectable mappings of a RAM input word of varying sizes to the input bit lines of the respective data port. Similarly, the output multiplexer for each data port provides several different selectable mappings of the RAM output bit lines to the RAM output word. The decoder receives configuration programming bits to determine the appropriate size of the RAM input and output word for the respective port, and based on column addressing bits, outputs a select signal to select the appropriate mapping from the input and output multiplexers. Decoding circuitry is used during RAM write operations to disable those input bits not addressed.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4394753 (1983-07-01), Penzel
patent: 4523276 (1985-06-01), Maejima et al.
patent: 4593373 (1986-06-01), Kiuchi et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4633441 (1986-12-01), Ishimoto
patent: 4642487 (1987-02-01), Carter
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4751671 (1988-06-01), Babetski et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4796232 (1989-01-01), House
patent: 4799053 (1989-01-01), Van Aken et al.
patent: 4807189 (1989-02-01), Pinkham et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4907203 (1990-03-01), Wada et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4942541 (1990-07-01), Hoel et al.
patent: 4947366 (1990-08-01), Johnson
patent: 4963770 (1990-10-01), Keida
patent: 4975601 (1990-12-01), Steele
patent: 4985867 (1991-01-01), Ishii et al.
patent: 4987319 (1991-01-01), Kawana
patent: 5003200 (1991-03-01), Sakamoto
patent: 5027326 (1991-06-01), Jones
patent: 5029141 (1991-07-01), Yoshimoto et al.
patent: 5115411 (1992-05-01), Kass et al.
patent: 5117388 (1992-05-01), Nakano et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5128559 (1992-07-01), Steele
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5146428 (1992-09-01), Tanimura
patent: 5177706 (1993-01-01), Shinohara et al.
patent: 5195056 (1993-03-01), Pinkham et al.
patent: 5220214 (1993-06-01), Pedersen
patent: RE34363 (1993-08-01), Freeman
patent: 5237701 (1993-08-01), Bertrand
patent: 4617479 (1993-09-01), Hartmann et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5280456 (1994-01-01), Okajima et al.
patent: 5333294 (1994-07-01), Schnell
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5396608 (1995-03-01), Garde
patent: 5404474 (1995-04-01), Crook et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5410546 (1995-04-01), Boyer et al.
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5434818 (1995-07-01), Byers et al.
patent: 5504875 (1996-04-01), Mills et al.
patent: 5506850 (1996-04-01), Osann, Jr.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5614840 (1997-03-01), McClintock et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5689731 (1997-11-01), West et al.
patent: 5715197 (1998-02-01), Nance et al.
patent: 5717901 (1998-02-01), Sung et al.
patent: 5867422 (1999-02-01), John
patent: 5933023 (1999-08-01), Young
patent: 6563751 (2003-05-01), Wu
patent: 0 156 316 (1985-03-01), None
patent: 0 306 726 (1988-08-01), None
patent: 0 509 135 (1991-09-01), None
patent: 0 780 846 (1997-06-01), None
patent: S58-188392 (1983-12-01), None
patent: S59-180466 (1984-08-01), None
patent: S63-134685 (1988-05-01), None
patent: H2-199666 (1990-07-01), None
patent: H4-74977 (1992-03-01), None
patent: WO 95/16993 (1995-06-01), None
patent: WO 97/17705 (1997-05-01), None
patent: PCT/US97/10446 (1997-09-01), None
Ngai, Tony, “An SRAM-Programmable Field-Configurable Memory”, Thesis, 1994, pp. 1-82, available from ProQuest Co., 300 North Zeeb Raod, P.O. Box 1346, Ann Arbor, Michigan, 48106-1346.
Ngai, Tony, et al., “An SRAM-Programmable Field-Configurable Memory”, 1995, pp. 499-502, Proceeding of the IEEE 1995 Custom Integrated Circuits Conference, available from Available from IEEE, 3 Park Avenue, New York, NY 10016-5997.
Matsumoto, Rodney T., “Configurablle On-Chip RAM Incorporated Into high Speed Logic Array”, 1985, pp. 240-243, Custom Integrated Circuits Conference, available from IEEE, 3 Park Avenue, New York, NY 10016-5997.
Wilton, Steven J. E., et al., “Architecture of Centralized Field Configurable Memory”, Proceeding of the Third Internation ACM Symposium on Field-Programmable Gate Arrays, 1995, pp. 1-7, available from Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada M5S1A4.
Marple, David, et al., “An MPGA Compartible FPGA Architecture”, IEEE Custom Integrated Circuits Conference, 1992, pp. 4.2.1-4.2.4, Available from IEEE, 3 Park Avenue, New York, NY 10016-5997.
Hsieh, Hung-Chung, et al., “Third Generation Architecture Boots Speed and Density of Field Programmable Gate Arrays”, 1990 Custom Integrated Circuits Conference, pp. 31.2.1-31.2.7, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Britton, Barry K., et al., “Optimized Reconfigurable Cell Array Architecture for High-Performance Field-Programmable Gate Arrays”, 1993 Custom Integrated Circuits Conference, pp. 7.2.1-7.2.5available from IEEE.
Smith, Daniel E., “Intel's FLEXlogic FPGA Architecture”, 1993, pp. 378-384, Available from IEEE, 3 Park Avenue, New York, NY 10016-5997.
Motorola: Semiconductor Technical Data: Product Review; MCM101524D: “1M × Bit Fast Static Random Access memory with ECL I/O”; Rev. 2, Sep. 1994; Copyright Motorola 1994; pp. 1-8.
Tsukasa Ooishi et al.; Paper Special Issue on LSI Memories; “A ST (Stretchable Memory Matrix) DRAM with Multi-Valued Addressing Scheme”; IEICE Trans. Electron; vol. E75-C, No. 1I; Nov. 1992; pp. 1323-1332.
Koji Nii et al.; “A Multi-Port RAM Generator with Novel Memory Cell for CMOS Se-Of-Gates”; IEEE 1994 Custom Integrated Circuits; Conference; Copyright 1994 IEEE; pp. 667-670.
Alex, Yuen et al.; “A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell”; Copyright 1989 IEEE; IEEE Journal of Solid-State Circuits; vol. 24, No. I; Feb. 1989; pp. 57-61.
Shinpei Kayano et al.; 25-ns 256K × 1/64 K + 4 CMOS SRAM's; Copyright 1986 IEEE; IEEE Journal of Solid-State Circuits; vol. SC-21, No. 5; Oct. 1986; pp. 686-691.
MicroDesign Resources, Inc.; “Cypress SPARC Chips Target Workstations”; Microprocessor Report; The Newsletter of Microprocessor-Based Design; vol. 2, No. 7; Copyright 1988 MicroDesign Resources Inc,; pp. 11-16.
Microprocessors and Microsystems; “MAP Family of Peripherals with User-Configurable Memory”; Application Note; vol. 13, No. 10; Dec. 1989; pp. 666-672.
M. Agarwala et al.; “An Architecture for a DSP Field-Programmable Gate Array”; Transactions Briefs; IEEE Transactions on Very Large Scale Integrated (VLSI) Systems;
Nance Scott S.
Sawyer Nicholas J.
Sheppard Douglas P.
Harms Jeanette
Nguyen Tuan T.
Xilinx , Inc.
LandOfFree
Multiport RAM with programmable data port configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiport RAM with programmable data port configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport RAM with programmable data port configuration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3970968