Electronic digital logic circuitry – Interface – Logic level shifting
Patent
1998-12-08
2000-07-11
Tokar, Michael
Electronic digital logic circuitry
Interface
Logic level shifting
326 68, 326 80, 326 83, 326 86, 326 63, 326 82, 326 90, 327333, 327407, H03K 190175, H03L 500
Patent
active
060878525
ABSTRACT:
The invention is a multiplex circuit for outputing two or more signals of different levels to a common output pad where a first output driver (D.sub.h) is powered from a voltage rail having a higher voltage than at least one second output driver (D.sub.1) power by a lower voltage rail. An interface circuit (IFC) and level shift circuit provides two output signals base on a single input signal, one signal being equivalent to the voltage of the higher voltage (V.sub.High) and the other being based on the lower voltage (V.sub.low). PMOS device connected to the output pad has its back gate connected to V.sub.high to prevent leakage current through the PMOS device when the output to the output pad (P.sub.1) is equivalent to V.sub.High.
REFERENCES:
patent: 5338978 (1994-08-01), Larsen et al.
patent: 5408147 (1995-04-01), Yarbrough et al.
patent: 5455732 (1995-10-01), Davis
patent: 5576641 (1996-11-01), Yoneya et al.
patent: 5880605 (1999-03-01), McManus
patent: 5939932 (1999-08-01), Lee
Briggs David D.
Carvajal Fernando D.
Chiu Chao-Chih
Brady III Wade James
Stewart Alan K.
Tan Vibol
Telecky Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Multiplexing a single output node with multiple output circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplexing a single output node with multiple output circuits , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexing a single output node with multiple output circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-545648