Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-06
2006-06-06
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S268000, C438S275000, C438S787000, C438S981000
Reexamination Certificate
active
07056783
ABSTRACT:
An architecture for creating multiple operating voltage MOSFETs. Generally, an integrated circuit structure includes a semiconductor area with a major surface formed along a plane and first and second spaced-apart doped regions formed in the surface. A third doped region forming a channel of different conductivity type than the first region is positioned over the first region. A fourth doped region of a different conductivity and forming a channel is positioned over the second region. The process of creating the gate structure for each of the two transistors allows for the formation of oxide layers of different thickness between the two transistors. The transistors are therefore capable of operating at different operating voltages (including different threshold voltages). Each transistor further includes fifth and sixth layers positioned respectively over the third and fourth regions and having an opposite conductivity type with respect to the third and fourth regions.In an associated method of manufacturing the semiconductor device, a first and second source/drain regions are formed in a semiconductor layer. A first field-effect transistor gate region, including a channel and a gate electrode is formed over the first source drain region and a second field-effect transistor gate region is formed over the second source/drain region. Fifth and sixth source/drain regions are then formed for each of the first and second field-effect transistors and further having the appropriate conductivity type. Variable thickness gate oxides are created by appropriately masking, etching, and regrowing gate oxides. As a result, the formed transistors operate at different operating voltages. Thus a plurality of such transistors operating at different operating voltage (as a function of the gate oxide thickness) can be formed in an integrated circuit.
REFERENCES:
patent: 4366495 (1982-12-01), Goodman et al.
patent: 4455565 (1984-06-01), Goodman et al.
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4657628 (1987-04-01), Holloway et al.
patent: 4670768 (1987-06-01), Sunami et al.
patent: 4683643 (1987-08-01), Nakajima et al.
patent: 4786953 (1988-11-01), Morie et al.
patent: 4837606 (1989-06-01), Goodman et al.
patent: 4951102 (1990-08-01), Beitman et al.
patent: 4951117 (1990-08-01), Kasai
patent: 5010386 (1991-04-01), Groover, III
patent: 5140388 (1992-08-01), Bartelink
patent: 5208172 (1993-05-01), Fitch et al.
patent: 5342797 (1994-08-01), Sapp et al.
patent: 5414289 (1995-05-01), Fitch et al.
patent: 5502009 (1996-03-01), Lin
patent: 5545586 (1996-08-01), Koh
patent: 5554870 (1996-09-01), Fitch et al.
patent: 5576238 (1996-11-01), Fu
patent: 5668391 (1997-09-01), Kim et al.
patent: 5744846 (1998-04-01), Batra et al.
patent: 5861347 (1999-01-01), Maiti et al.
patent: 5864158 (1999-01-01), Liu et al.
patent: 6027975 (2000-02-01), Hergenrother et al.
patent: 6072216 (2000-06-01), Williams et al.
patent: 6133099 (2000-10-01), Sawada
patent: 6133164 (2000-10-01), Kim
patent: 6197641 (2001-03-01), Hergenrother et al.
patent: 6268621 (2001-07-01), Emmi et al.
patent: 6297531 (2001-10-01), Armacost et al.
patent: 6300199 (2001-10-01), Reinberg
patent: 6309930 (2001-10-01), Goebel et al.
patent: 6387758 (2002-05-01), Yu et al.
patent: 6475866 (2002-11-01), Hofmann et al.
Dudek, et al, “Lithography-Independent Nanometer Silicon MOSFET's on Insulator”, IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1626-1631.
Risch, et al, “Vertical MOS Transistors with 70 nm Channel Length”, IEEE Transactions on Electron Devices, vol. 43, No. 9, Sep. 1996, pp. 1495-1498.
Takato, et al, “Impact of Surrounding Gate Transistor (SGT) for Ultra-High-Density LSI's”, IEEE Transactions on Electron Devices, vol. 38, No. 3, Mar. 1991, pp. 573-577.
Takato, et al, “High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs”, IEDM 1988, pp. 222-225.
Hergenrother, et al, “The Vertical Replacement-Gate (VRG) MOSFET: A 50-nm Vertical MOSFET withLithography-Independent Gate Length”, Technical Digest of IEDM, 1999, pp. 75-78.
Oh, et al, “50 nm Vertical Replacement-Gate (VRG) pMOSFETs”, IEEE 2000.
Monroe, et al, “The Vertical Replacement-Gate (VRG) Process for Scalable, General-purpose Complementary Logic”, Paper 7.5, pp. 1-7, date and publication information unknown.
Chaudhry Samir
Layman Paul Arthur
McMacken John Russell
Thomson J. Ross
Zhao Jack Qingsheng
Agere Systems Inc.
Lebentritt Michael
Pompey Ron
LandOfFree
Multiple operating voltage vertical replacement-gate (VRG)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple operating voltage vertical replacement-gate (VRG)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple operating voltage vertical replacement-gate (VRG)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3658985