Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-05-31
2010-12-07
Quach, Tuan N. (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S530000, C438S535000, C257SE21134
Reexamination Certificate
active
07846803
ABSTRACT:
A method of forming a doped region includes, in one embodiment, implanting a dopant into a region in a semiconductor substrate, recrystallizing the region by performing a first millisecond anneal, wherein the first millisecond anneal has a first temperature and a first dwell time, and activating the region using as second millisecond anneal after recrystallizing the region, wherein the second millisecond anneal has a second temperature and a second dwell time. In one embodiment, the first millisecond anneal and the second millisecond anneal use a laser. In one embodiment, the first temperature is the same as the second temperature and the first dwell time is the same as the second dwell time. In another embodiment, the first temperature is different from the second temperature and the first dwell time is different from the second dwell time.
REFERENCES:
patent: 6844250 (2005-01-01), Wang et al.
patent: 6897118 (2005-05-01), Poon et al.
patent: 7001814 (2006-02-01), Halliyal et al.
patent: 7060585 (2006-06-01), Cohen et al.
patent: 2002/0001890 (2002-01-01), Lee
patent: 2002/0086502 (2002-07-01), Liu et al.
patent: 2002/0160592 (2002-10-01), Sohn
patent: 2002/0168853 (2002-11-01), Maa et al.
patent: 2003/0082922 (2003-05-01), Lee et al.
patent: 2005/0006655 (2005-01-01), Tanaka
patent: 2005/0214986 (2005-09-01), Tanaka et al.
patent: 2006/0148143 (2006-07-01), Bedell et al.
patent: 2006/0275971 (2006-12-01), Fogel et al.
patent: 2006/0276011 (2006-12-01), Fogel et al.
patent: 1399315 (2003-02-01), None
patent: 1758417 (2006-04-01), None
patent: 2006047442 (2006-05-01), None
Trivedi, V.P. et al.; “Performance Enhancement via Laser Anneal-Based R S/D Reduction in PD/SOI CMOS”; IEEE International SOI Conference; Oct. 2006; pp. 21-22; IEEE.
International Search Report and Written Opinion for correlating PCT Patent Application No. PCT/US2008/064100 dated Sep. 25, 2008.
Spencer Gregory S.
Trivedi Vishal P.
Freescale Semiconductor Inc.
Quach Tuan N.
Vo Kim-Marie
LandOfFree
Multiple millisecond anneals for semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple millisecond anneals for semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple millisecond anneals for semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4159234