Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
2007-10-30
2007-10-30
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S008000, C710S010000, C710S036000, C710S038000
Reexamination Certificate
active
10436021
ABSTRACT:
An input/output subsystem is configured as a plurality of input/output subsystem images, each of which appears to a program as an independent input/output subsystem. An input/output subsystem image is identified by an input/output subsystem image identifier, which is used by various programs to designate the particular input/output subsystem image for which an I/O operation is to be performed. An input/output subsystem image includes, for instance, one or more input/output paths. An input/output path of an input/output subsystem image is identified by an input/output path identifier, as well as a physical input/output path identifier.
REFERENCES:
patent: 3693161 (1972-09-01), Price et al.
patent: 4207609 (1980-06-01), Luiz et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 5170472 (1992-12-01), Cwiakala et al.
patent: 5185736 (1993-02-01), Tyrrell et al.
patent: 5297262 (1994-03-01), Cox et al.
patent: 5317739 (1994-05-01), Elko et al.
patent: 5414851 (1995-05-01), Brice, Jr. et al.
patent: 5452455 (1995-09-01), Brown et al.
patent: 5526484 (1996-06-01), Casper et al.
patent: 5537574 (1996-07-01), Elko et al.
patent: 5548791 (1996-08-01), Casper et al.
patent: 5564040 (1996-10-01), Kubala
patent: 5568648 (1996-10-01), Coscarella et al.
patent: 5584039 (1996-12-01), Johnson et al.
patent: 5600805 (1997-02-01), Fredericks et al.
patent: 5640603 (1997-06-01), Meritt et al.
patent: 5644712 (1997-07-01), Coscarella et al.
patent: 5680580 (1997-10-01), Beardsley et al.
patent: 5793983 (1998-08-01), Albert et al.
patent: 5845146 (1998-12-01), Onodera
patent: 5907684 (1999-05-01), Halma et al.
patent: 5996026 (1999-11-01), Onodera et al.
patent: 6125411 (2000-09-01), Sato
patent: 6195330 (2001-02-01), Sawey et al.
patent: 6240467 (2001-05-01), Beardsley et al.
patent: 6397260 (2002-05-01), Wils et al.
patent: 6996638 (2006-02-01), Brice et al.
patent: 2004/0083356 (2004-04-01), Chatterjee et al.
patent: 2004/0230783 (2004-11-01), Brice et al.
“Method And Apparatus For A Non-Disruptive Recovery Of A Single Partition In A Multipartitioned Data Processing System”, U.S. Appl. No. 10/043,489, filed Jan. 11, 2002.
“Method And Apparatus For Obtaining Multiple Port Addresses By A Fibre Channel From A Network Fabric”, U.S. Appl. No. 10/006,948, filed Dec. 3, 2001.
“z/Architecture—Principles of Operation,” SA22-7832-01, International Business Machines Corporation, Second Edition, Oct. 2001.
“z/Series—Input/Output Configuration Program User's Guide for IYP IOCP,” SB10-7029-03, International Business Machines, Fourth Edition, Aug. 2002, Chapter 2.
Brice, Jr. Frank W.
Easton Janet R.
Gainey, Jr. Charles W.
Glassen Steven G.
Glendening Beth
Campbell John E.
Heslin Rothenberg Farley & & Mesiti P.C.
Huynh Kim
International Business Machines - Corporation
Schiller, Esq. Blanche E.
LandOfFree
Multiple logical input/output subsystem facility does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple logical input/output subsystem facility, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple logical input/output subsystem facility will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3832267