Multiple leadframe laminated IC package

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S670000

Reexamination Certificate

active

07449771

ABSTRACT:
A method of fabricating an integrated circuit package. The method includes providing a first leadframe and a second leadframe, laminating the second leadframe to a portion of the first leadframe in order to create a multi-layer laminated leadframe, and mounting a semiconductor die on another portion of the first leadframe.

REFERENCES:
patent: 4714952 (1987-12-01), Takekawa et al.
patent: 5196725 (1993-03-01), Mita et al.
patent: 5457340 (1995-10-01), Templeton, Jr. et al.
patent: 5710695 (1998-01-01), Manteghi
patent: 5734198 (1998-03-01), Stave
patent: 5804468 (1998-09-01), Tsuji et al.
patent: 6081031 (2000-06-01), Letterman, Jr. et al.
patent: 6175157 (2001-01-01), Morifuji
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6249046 (2001-06-01), Hashimoto
patent: 6627991 (2003-09-01), Joshi
Wolf et al., Silicon Processing for the VLSI Era, 2000, vol. I, Lattice Press, 857-858.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiple leadframe laminated IC package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple leadframe laminated IC package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple leadframe laminated IC package will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4039452

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.