Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-09-26
2004-01-13
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S275000, C438S270000
Reexamination Certificate
active
06677204
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of nonvolatile memories and more specifically to a multibit nonvolatile memory and its method of fabrication.
2. Discussion of Related Art
As integrated circuits and computers have become powerful, new applications have arisen that require the ability to store large amounts of data. Certain applications require a memory with the ability to write and erase data and the ability to store data in a nonvolatile manner. Presently, such memories are formed with electrically erasable nonvolatile memories such as flash devices and EEPROMS. Unfortunately, these devices that are formed in the same plane and therefore require input/outputs (I/Os) which also run in the same plane. Having a source and drain input/output conductors running in the same plane, significantly reduces the number of devices that can be fabricated in a single plane and thereby significantly reduces the storage capability of the memory.
What is desired is a nonvolatile memory device which can be easily fabricated in a dense array, so that large amounts of data can be stored in a nonvolatile manner.
SUMMARY OF THE INVENTION
According to a first aspect of the present invention a silicon channel body having a first and second channel surface is formed. A charge storage medium is formed adjacent to the first channel surface and a second charge storage medium is formed adjacent to the second channel surface. A first control gate is formed adjacent to the first charge storage medium adjacent to the first channel surface and a second control gate is formed adjacent to the second charge storage medium adjacent to the second surface.
According to a second aspect of the present invention, a transistor is provided that has a source, a channel, a drain, and a plurality of gates where the channel current flows vertically between the source and drain.
According to a third embodiment of the present invention, a memory element is formed using a transistor that has a read current that flows in a direction perpendicular to a substrate in or over which the transistor is formed. The transistor has a charge storage medium for storing its state. Multiple control gates address the transistor.
REFERENCES:
patent: 3571809 (1971-03-01), Nelson
patent: 3573757 (1971-04-01), Adams
patent: 3576549 (1971-04-01), Hess
patent: 3582908 (1971-06-01), Koo
patent: 3629863 (1971-12-01), Neale
patent: 3634929 (1972-01-01), Yoshida et al.
patent: 3671948 (1972-06-01), Cassen et al.
patent: 3699543 (1972-10-01), Neale
patent: 3717852 (1973-02-01), Abbas et al.
patent: 3728695 (1973-04-01), Froham-Bentchkowsky
patent: 3787822 (1974-01-01), Rioult
patent: 3846767 (1974-11-01), Cohen
patent: 3863231 (1975-01-01), Taylor
patent: 3877049 (1975-04-01), Buckley
patent: 3886577 (1975-05-01), Buckley
patent: 3922648 (1975-11-01), Buckley
patent: 3980505 (1976-09-01), Buckley
patent: 3990098 (1976-11-01), Mastrangelo
patent: 4146902 (1979-03-01), Tanimoto et al.
patent: 4177475 (1979-12-01), Holmberg
patent: 4203123 (1980-05-01), Shanks
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4272880 (1981-06-01), Pashley
patent: 4281397 (1981-07-01), Neal et al.
patent: 4419741 (1983-12-01), Stewart et al.
patent: 4420766 (1983-12-01), Kasten
patent: 4442507 (1984-04-01), Roesner
patent: 4489478 (1984-12-01), Sakurai
patent: 4494135 (1985-01-01), Moussie
patent: 4498226 (1985-02-01), Inoue et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4507757 (1985-03-01), McElroy
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4554570 (1985-11-01), Jastrzebski et al.
patent: 4569121 (1986-02-01), Lim et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4677742 (1987-07-01), Johnson
patent: 4774556 (1988-09-01), Fuji et al.
patent: 4811114 (1989-03-01), Yamamoto et al.
patent: 4820657 (1989-04-01), Hughes et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4876220 (1989-10-01), Mohsen et al.
patent: 4881114 (1989-11-01), Mohsen et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4922319 (1990-05-01), Fukushima
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 5070383 (1991-12-01), Sinar et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5306935 (1994-04-01), Esquivel et al.
patent: 5311039 (1994-05-01), Kimura et al.
patent: 5334880 (1994-08-01), Abadeer et al.
patent: 5391518 (1995-02-01), Bhushan
patent: 5391907 (1995-02-01), Jang
patent: 5426321 (1995-06-01), Hydo
patent: 5427979 (1995-06-01), Chang
patent: 5441907 (1995-08-01), Sung et al.
patent: 5455435 (1995-10-01), Fu et al.
patent: 5463244 (1995-10-01), De Araujo et al.
patent: 5535156 (1996-07-01), Levy et al.
patent: 5536968 (1996-07-01), Crafts et al.
patent: 5675547 (1997-10-01), Koga
patent: 5737259 (1998-04-01), Chang
patent: 5745407 (1998-04-01), Levy et al.
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5776810 (1998-07-01), Guterman et al.
patent: 5821591 (1998-10-01), Krautschneider et al.
patent: 5830575 (1998-11-01), Warren et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5883409 (1999-03-01), Guterman et al.
patent: 5969384 (1999-10-01), Hong
patent: 5973352 (1999-10-01), Noble
patent: 5973356 (1999-10-01), Noble et al.
patent: 5978258 (1999-11-01), Manning
patent: 6033957 (2000-03-01), Burns et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6049106 (2000-04-01), Forbes
patent: 6157061 (2000-12-01), Kawata
patent: 6294418 (2001-09-01), Noble
patent: 6310376 (2001-10-01), Ueda et al.
patent: 6313487 (2001-11-01), Kencke et al.
patent: 197 26 085 (1998-12-01), None
patent: 0 783 181 (1997-07-01), None
patent: 6-338602 (1994-12-01), None
patent: 11-74382 (1999-03-01), None
Frohman-Bentchkowsky, “A fully decoded 2048-bit Electrically Programmable FAMOS Read-Only Memory,” IEEE Journal of Solid State Circuits, vol. SC-6, No. 5, Oct. 1971.
Sato et al., “A New programmable Cell Utilizing Insulator Breakdown,” Fujitsu Limtied, Nakahar-ku, Kawaskai 211, Japan IEEE 1985.
Douglas, “The Route to 3-D Chips,” High Technology, Sep. 1983, vol. 3, No. 9.
M. Arienzo et al.: “Diffusion of Arsenic in Bilayer Polycrystalline Silicon Films,” J. Appl. Phys., Jan. 1984, pp. 365-369, vol. 55, No. 2, American Institute of Physics.
O. Bellezza et al.: “A New Self-Aligned Field Oxide Cell for Multimegabit Eproms,” IEDM, pp. 579-582, IEEE.
S.D. Brotherton et al.: “Excimer-Laser-Annealed Poly-Si Thin-Film Transistors,” IEEE Transactions on Electron Devices, FEb. 1993, pp. 407-413, vol. 40, No. 2, IEEE.
P. Candelier et al.: “Simplified 0.35-&bgr;m Flash EEPROM Process Using High-Temperature Oxide (HTO) Deposted by LPCVD as Interpoly Dielectrics and Peripheral Transistors Gate Oxide,” IEEE Electron Device Letters, Jul. 1997, pp. 306-308, vol. 18, No. 7, IEEE.
Min Cao et al.: “A High-Performance Polysilicon Thin-Film Transistor Using XeCI Excimer Laser Crystallization of Pre-Patterned Amorphous Si Films,” IEEE Transactions on Electron Devices, Apr. 1996, pp. 561-567, vol. 43, No. 4, IEEE.
Mino Cao et al.: “A Simple EEPROM Cell Using Twin Polysilicon Thin Film Transistors,” IEEE Electron Device Letters, Aug. 1994, pp. 304-306, vol. 15, No. 8, IEEE.
Bomy Chen et al.: “Yield Improvement for a 3.5-ns BICMOS Technology in a 200-mm Manufacturing Line,” IBM Technology Products, 1993, pp. 301-305, VLSITSA.
Victor W.C. Chan et al.: “Three Dimensional CMOS Integrated Circuits on Large Grain Polysilicon Films,” IEDM, 2000, IEEE.
Boaz Eitan et al.: “Alternate Metal Virtual Ground (AMG)—A New Scaling Concept for Very High-Density EPROM's,” IEEE Electron Device Letters, pp. 450-452, vol. 12, No. 8, Aug. 1991, IEEE.
Boaz Eitan et al.: “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, pp. 543-545, vol. 21, No. 11, Nov. 2000, IEEE.
Boaz Eitan et al.: “Multilevel Flash cells and their Trade-offs,” IEEE Electron Device Letters, pp. 169-172, 1996, IEEE.
Dr. Heinrich Endert: “Excimer Lasers as Tools for Material Processing in Manufacturing,”Technical Digest: International Electron Devices Meeting, 1985, pp. 28-29, Washington, DC,
Cleeves James M.
Subramanian Vivek
Brophy Jamie L.
Foley & Lardner
Matrix Semiconductor Inc.
Zarabian Amir
LandOfFree
Multigate semiconductor device with vertical channel current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multigate semiconductor device with vertical channel current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multigate semiconductor device with vertical channel current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3220098