Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2006-08-29
2006-08-29
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S185080, C365S230080
Reexamination Certificate
active
07099201
ABSTRACT:
An apparatus and method is provided that combines both self test and functional features in a single latch circuit, which may be used with an SRAM array and is usefully embodied as an L1-L2 latch. During partial writes from an SRAM array, data bits of unknown state are inhibited from entering the latch circuit, while data for testing is allowed to enter. In one useful embodiment of the invention the latch circuit is used with a mode control that provides mode select signals to operate the latch circuit in one of a plurality of modes, including at least full write and partial write modes. The latch circuit further includes a data hold circuit for selectively receiving and storing data coupled to the latch circuit. A first enabling circuit responsive to the mode select signals enables the hold circuit to receive all the data contained in the array during a full write mode, and further enables the hold circuit to receive only some of the data bits contained in the array during a partial write mode.
REFERENCES:
patent: 5751727 (1998-05-01), Martens
patent: 6930941 (2005-08-01), Nakase
Bianchi Andrew James
Chan Yuen Hung
Huott William Vincent
Lee Michael Ju Hyeok
Seewann Edelmar
Elms Richard
International Business Machines - Corporation
McBurney Mark E.
Nguyen Dang
Starstein James O.
LandOfFree
Multifunctional latch circuit for use with both SRAM array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multifunctional latch circuit for use with both SRAM array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multifunctional latch circuit for use with both SRAM array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642798