Electrical computers and digital processing systems: processing – Instruction issuing – Simultaneous issuance of multiple instructions
Reexamination Certificate
2005-05-17
2005-05-17
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Simultaneous issuance of multiple instructions
C712S023000
Reexamination Certificate
active
06895497
ABSTRACT:
A multiple dispatch processor has several instruction fetch units, each for providing a stream of instructions to an instruction decode and dispatch unit. The processor also has an resource allocation unit, and multiple resources such as combined integer and address execution pipelines and floating point execution pipelines. Each instruction decode and dispatch unit requests resources needed to perform an instruction of the resource allocation unit, which arbitrates among the multiple instruction decode and dispatch units.
REFERENCES:
patent: 5627982 (1997-05-01), Hirata et al.
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5761469 (1998-06-01), Greenley
patent: 5944811 (1999-08-01), Motomura
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6349381 (2002-02-01), Tremblay
patent: 6742111 (2004-05-01), Soni
patent: 0644482 (1994-09-01), None
patent: WO 0104750 (2001-01-01), None
DeLano Eric
Fetzer Eric S.
Kever Wayne
LandOfFree
Multidispatch CPU integrated circuit having virtualized and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multidispatch CPU integrated circuit having virtualized and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multidispatch CPU integrated circuit having virtualized and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3452943