Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2007-08-21
2011-11-08
Tsai, Henry (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C702S118000
Reexamination Certificate
active
08055822
ABSTRACT:
An integrated circuit includes a plurality of processor cores and a readable non-volatile memory that stores information expressive of at least one operating characteristic for each of the plurality of processor cores. Also disclosed is a method to operate a data processing system, where the method includes providing a multicore processor that contains a plurality of processor cores and a readable non-volatile memory that stores information, determined during a testing operation, that is indicative of at least a maximum operating frequency for each of the plurality of processor cores. The method further includes operating a scheduler coupled to an operating system and to the multicore processor, where the scheduler is operated to be responsive at least in part to information read from the memory to schedule the execution of threads to individual ones of the processor cores for a more optimal usage of energy.
REFERENCES:
patent: 6134675 (2000-10-01), Raina
patent: 6161188 (2000-12-01), Gaskins et al.
patent: 6728892 (2004-04-01), Silvkoff et al.
patent: 6804632 (2004-10-01), Orenstien et al.
patent: 6907548 (2005-06-01), Abdo
patent: 7032119 (2006-04-01), Fung
patent: 7197652 (2007-03-01), Keller, Jr. et al.
patent: 2002/0018486 (2002-02-01), Musoll et al.
patent: 2003/0070013 (2003-04-01), Hansson
patent: 2004/0006729 (2004-01-01), Pendurkar
patent: 2004/0158747 (2004-08-01), Kim
patent: 2004/0215987 (2004-10-01), Farkas et al.
patent: 2005/0154931 (2005-07-01), Oh
patent: 2006/0090161 (2006-04-01), Bodas et al.
patent: 2006/0212677 (2006-09-01), Fossum
patent: 2007/0220294 (2007-09-01), Lippett
patent: 2007/0220517 (2007-09-01), Lippett
patent: 2008/0082285 (2008-04-01), Samaan et al.
patent: 1 555 595 (2005-07-01), None
Sailer, R. et al., “sHype: Secure Hypervisor Approach to Trusted Virtualized Systems”, IBM Research Report, RC23511 (W0502-006) Feb. 2, 2005, Computer Science, 13 pgs.
Bernstein Kerry
Habib Nazmul
Rohrer Norman J.
Harrington & Smith
International Business Machines - Corporation
Tsai Henry
Wong Titus
LandOfFree
Multicore processor having storage for core-specific... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multicore processor having storage for core-specific..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multicore processor having storage for core-specific... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4268935