Multi-way set associative cache memory

Details Multi-way set associative cache memory Multi-way set associative cache memory

2005-01-04

2005-01-04

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S117000, C711S118000, C365S049130, C365S154000, C365S205000, C365S230010, C365S230030, C327S050000, C327S051000, C327S057000

Reexamination Certificate

active

06839807

ABSTRACT:
A multi-way set associative cache memory includes a set selection signal operating a sense amplifier. In reading data stored in a set, a set selection signal enables the sense amplifier to select one of sets while plural sets are active by a row address. The simplified structure of the present cache memory reduces power consumption by the rate of 1/N (N is the number of sets).

REFERENCES:
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5218687 (1993-06-01), Ducousso et al.
patent: 5500814 (1996-03-01), Kinoshita et al.
patent: 5550774 (1996-08-01), Brauer et al.
patent: 5586279 (1996-12-01), Pardo et al.
patent: 5848428 (1998-12-01), Collins
patent: 5995420 (1999-11-01), Hesley
patent: 6021461 (2000-02-01), Dhong et al.
patent: 6057709 (2000-05-01), Hesley
patent: 6076140 (2000-06-01), Dhong et al.
patent: 6525985 (2003-02-01), Mizuno et al.
patent: 20020087779 (2002-07-01), Zhang

Affiliated with

Also associated with

Rating

Multi-way set associative cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-way set associative cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-way set associative cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3408919