Multi-voltage level semiconductor device and its manufacture

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S211000, C257S392000

Reexamination Certificate

active

07022574

ABSTRACT:
In a semiconductor device comprising a MOS transistor driven at a relatively low voltage and a MOS transistor driven at a relatively high voltage formed on the same semiconductor substrate, the MOS transistor driven at the relatively high voltage comprises: a first active region of a first conductivity type in the semiconductor substrate; a first gate oxide film formed on the first active region and having increased thickness at the edge regions thereof than in the central region thereof in the direction of current flow; and a first electrode formed on the first gate oxide film and doped at a relatively low concentration with an impurity of a second conductivity type which is opposite to the first conductivity type; and the MOS transistor driven at the relatively low voltage comprises: a second active region of a first conductivity type in the semiconductor substrate; a second gate oxide film formed on the second active region; and a second electrode formed on the second gate oxide film and doped at a relatively high concentration with an impurity of a second conductivity type.A multi-voltage level semiconductor device is provided whereby increases in the number of manufacturing steps can be restricted and decline in the performance of MOS transistors for use in low-voltage circuits can be suppressed.

REFERENCES:
patent: 5047358 (1991-09-01), Kosiak et al.
patent: 5260226 (1993-11-01), Sawada et al.
patent: 5285096 (1994-02-01), Ando et al.
patent: 5314834 (1994-05-01), Mazure et al.
patent: 5396098 (1995-03-01), Kim et al.
patent: 5571735 (1996-11-01), Mogami et al.
patent: 5595922 (1997-01-01), Tigelaar et al.
patent: 5668755 (1997-09-01), Hidaka
patent: 5679968 (1997-10-01), Smayling et al.
patent: 5681768 (1997-10-01), Smayling et al.
patent: 5714796 (1998-02-01), Chishiki
patent: 5789788 (1998-08-01), Ema et al.
patent: 5858827 (1999-01-01), Ono
patent: 6001677 (1999-12-01), Shimizu
patent: 6015736 (2000-01-01), Luning et al.
patent: 6077736 (2000-06-01), Hwang et al.
patent: 6093950 (2000-07-01), Kuroda
patent: 6159795 (2000-12-01), Higashitani et al.
patent: 6204129 (2001-03-01), Hwang et al.
patent: 6271572 (2001-08-01), Fujita
patent: 6294430 (2001-09-01), Fatow et al.
patent: 6399453 (2002-06-01), Nagai et al.
patent: 6468860 (2002-10-01), Polavarapu et al.
patent: 2-58261 (1990-02-01), None
patent: 06-310666 (1994-11-01), None
patent: 06-342881 (1994-12-01), None
patent: 07-094731 (1995-04-01), None
Wolf; Silicon Processing for the VLSI Era vol. 2: Process Integration; pp. 354-361; Lattice Press 1990.
Japanese Office Action mailed May 11, 2004 (w/ English translation of relevant portions).
Japanese Office Action mailed Aug. 16, 2005 (w/ English translation of relevant portions).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-voltage level semiconductor device and its manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-voltage level semiconductor device and its manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-voltage level semiconductor device and its manufacture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3528090

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.