Electrical computers and digital processing systems: virtual mac – Task management or control
Reexamination Certificate
2004-09-23
2010-06-29
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
C718S103000, C712S205000, C712S219000, C712S228000, C710S240000
Reexamination Certificate
active
07748001
ABSTRACT:
Method, apparatus and system embodiments to assign priority to a thread when the thread is otherwise unable to proceed with instruction retirement. For at least one embodiment, the thread is one of a plurality of active threads in a multiprocessor system that includes memory livelock breaker logic and/or starvation avoidance logic. Other embodiments are also described and claimed.
REFERENCES:
patent: 6085300 (2000-07-01), Sunaga et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6343352 (2002-01-01), Davis et al.
patent: 6542921 (2003-04-01), Sager
patent: 6543002 (2003-04-01), Kahle et al.
patent: 6587894 (2003-07-01), Stracovsky et al.
patent: 6651158 (2003-11-01), Burns et al.
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6968431 (2005-11-01), Mayfield
patent: 7065596 (2006-06-01), Kulick et al.
patent: 7434033 (2008-10-01), Abernathy et al.
patent: 7437539 (2008-10-01), Abernathy et al.
patent: 7454600 (2008-11-01), Burns et al.
patent: 2002/0042856 (2002-04-01), Hartwell et al.
patent: 2002/0087840 (2002-07-01), Kottapalli et al.
patent: 2002/0199088 (2002-12-01), Burns et al.
patent: 2002/0199089 (2002-12-01), Burns et al.
patent: 2003/0023658 (2003-01-01), Kalafatis et al.
patent: 2003/0088610 (2003-05-01), Kohn et al.
patent: 2003/0154235 (2003-08-01), Sager
patent: 2003/0196141 (2003-10-01), Shaw
patent: 2004/0068597 (2004-04-01), Kulick et al.
patent: 2004/0078794 (2004-04-01), Burns et al.
patent: 2004/0216103 (2004-10-01), Burky et al.
patent: 2004/0216106 (2004-10-01), Kalla et al.
U.S. Appl. No. 09/888,273 (our ref. No. P11315) “Method and apparatus for assigning thread priority in a processor or the like” Burns et al.
International Application No. PCT/US2005/033699, PCT International Search Report, (Sep. 19, 2006),1-16.
U.S. Appl. No. 10/361,368—method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor—david j. sager Feb. 10, 2003.
U.S. Appl. No. 10/365,918—method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor—david j. sager Feb. 10, 2003.
Burns David W.
Venkatraman K. S.
An Meng-Ai
Intel Corporation
McAbee David P.
To Jennifer N
LandOfFree
Multi-thread processing system for detecting and handling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-thread processing system for detecting and handling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-thread processing system for detecting and handling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4165260