Multi-step gate structure and method for preparing the same

Details Multi-step gate structure and method for preparing the same Multi-step gate structure and method for preparing the same

2006-05-25

2009-11-24

Coleman, W. David (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C257SE21429

Reexamination Certificate

active

07622352

ABSTRACT:
A multi-step gate structure comprises a semiconductor substrate having a multi-step structure, a gate oxide layer positioned on the multi-step structure and a conductive layer positioned on the gate oxide layer. Preferably, the gate oxide layer has different thicknesses on each step surface of the multi-step structure. In addition, the multi-step gate structure further comprises a plurality of doped regions positioned in the semiconductor substrate under the multi-step structure. The channel length of the multi-step gate structure is the summation of the lateral width and the vertical depth of the multi-step gate structure, which is dramatically increased such that problems originated from the short channel effect can be effectively solved. Further, the plurality of doped regions under the multi-step structure are prepared by implanting processes having different dosages and dopants, which can control the thickness of the gate oxide layer and the threshold voltage of the multi-step gate structure.

REFERENCES:
patent: 5920094 (1999-07-01), Nam
patent: 6844589 (2005-01-01), Kim
patent: 6852597 (2005-02-01), Park et al.
patent: 6861716 (2005-03-01), Hyde
patent: 6867078 (2005-03-01), Green et al.
patent: 6869868 (2005-03-01), Chiu et al.
patent: 6995418 (2006-02-01), Spitzer
patent: 7268391 (2007-09-01), Park
patent: 2004/0262699 (2004-12-01), Rios et al.
patent: 2005/0121720 (2005-06-01), Sin et al.
patent: 2005/0233513 (2005-10-01), Kim et al.
patent: 2006/0063332 (2006-03-01), Doyle et al.
patent: 2007/0278625 (2007-12-01), Masuoka et al.
patent: 256940 (1995-09-01), None
patent: 488018 (2002-05-01), None
patent: 588365 (2004-05-01), None
Quirk et al., Semiconductor Manufacturing Technology, Prentice Hall, Upper Saddle River, NJ, 2001, p. 476.

Affiliated with

Also associated with

Rating

Multi-step gate structure and method for preparing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-step gate structure and method for preparing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-step gate structure and method for preparing the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4107578