Multi-project system-on-chip and its method

Details Multi-project system-on-chip and its method Multi-project system-on-chip and its method

2006-06-15

2009-08-04

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07571414

ABSTRACT:
A multi-project system-on-chip bench by integrating multiple system-on-chip projects into a chip, which uses a system chip bench, therefore, microprocessor, bus, embedded memory, peripheral component and input/output port is used together by those system-on-chip projects and the average cost of each system-on-chip is thus reduced. Moreover, this invention proposes a design method for multi-project system-on-chip bench, it let the user can effectively manage available data and verification environment in each design process flow hierarchy and in turn an easy-to-use design process flow is thus derived.

REFERENCES:
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5910898 (1999-06-01), Johannsen
patent: 6269467 (2001-07-01), Chang et al.
patent: 6456961 (2002-09-01), Patil et al.
patent: 6567957 (2003-05-01), Chang et al.
patent: 6574778 (2003-06-01), Chang et al.
patent: 6594800 (2003-07-01), Chang et al.
patent: 6629293 (2003-09-01), Chang et al.
patent: 6631470 (2003-10-01), Chang et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6694501 (2004-02-01), Chang et al.
patent: 6698002 (2004-02-01), Chang et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 7051304 (2006-05-01), Bozkaya et al.
patent: 7366650 (2008-04-01), Nightingale et al.
patent: 7366652 (2008-04-01), Wang et al.
patent: 7434182 (2008-10-01), Brinson et al.
patent: 7451426 (2008-11-01), Pribbemow
patent: 2002/0038401 (2002-03-01), Zaidi et al.
patent: 2007/0011642 (2007-01-01), Pribbernow
patent: 1609862 (2005-04-01), None
patent: 2004076708 (2004-09-01), None
patent: WO 9962009 (1999-12-01), None
patent: WO 02103584 (2002-12-01), None
de Mello et al., “Tangram: Virtual Integration of IP Components in a Distributed CoSimulation Environment”, IEEE Design & Test of Computers, vol. 22, No. 5, Sep.-Oct. 2005, pp. 462-471.
Keating, “The IP Quality Revolution”, Proceedings of 5th International Symposium on Quality Electronic Design, 2004, pp. 151-155.
Schmitt et al., “Verification of a Microcontroller IP Core for System-on-Chip Designs Using Low-Cost Prototyping Environments”, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 3, Feb. 16-20, 2004, pp. 96-101.

Affiliated with

Also associated with

Rating

Multi-project system-on-chip and its method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-project system-on-chip and its method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-project system-on-chip and its method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4132567