Multi-port memory device for buffering between hosts and...

Static information storage and retrieval – Addressing – Multiple port access

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189050, C365S189170, C365S189200

Reexamination Certificate

active

07907469

ABSTRACT:
A multi-port volatile memory device can include a first port that is configured for data transfer to/from an external host system and the device. A volatile main memory core is configured to store data received thereat and read requested stored data thereform. A volatile sub memory core can be configured to store data received thereat and read requested stored data therefrom. A main interface circuit can be coupled to the first port and can be configured to provide data to/from the volatile main memory core and the first port in a master mode and can be configured to provide data to/from the volatile sub memory core and the first port in a slave mode. A second port can be configured for data transfer to/from an external non-volatile memory device and the device and a sub interface circuit can be coupled to the second port and configured to provide data to/from the volatile sub memory core and the second port in the slave mode.

REFERENCES:
patent: 5600801 (1997-02-01), Parks et al.
patent: 5604710 (1997-02-01), Tomishima et al.
patent: 5696929 (1997-12-01), Hasbun et al.
patent: 6016549 (2000-01-01), Matsushiba et al.
patent: 6151256 (2000-11-01), Maesako et al.
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6301143 (2001-10-01), Fujita et al.
patent: 6522581 (2003-02-01), Takata et al.
patent: 6691205 (2004-02-01), Zilberman
patent: 6744692 (2004-06-01), Shiota et al.
patent: 6788613 (2004-09-01), Gratrex et al.
patent: 6791877 (2004-09-01), Miura et al.
patent: 7062618 (2006-06-01), Tsunoda et al.
patent: 2002/0185337 (2002-12-01), Miura et al.
patent: 2003/0188087 (2003-10-01), Tsai et al.
patent: 2004/0024955 (2004-02-01), Patel
patent: 2005/0091547 (2005-04-01), Hanrieder et al.
patent: 8212774 (1996-08-01), None
patent: 990042163 (1999-06-01), None
patent: 10-2001-0070038 (2001-07-01), None
patent: 2002-0095109 (2002-12-01), None
Chinese Office Action (6 Pages) corresponding to Chinese Patent Application No. 2005100741851; Mailing Date Jul. 11, 2008.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-port memory device for buffering between hosts and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-port memory device for buffering between hosts and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device for buffering between hosts and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2692479

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.