Multi-port memory based on DRAM core

Details Multi-port memory based on DRAM core Multi-port memory based on DRAM core

2011-03-22

2011-03-22

Sofocleous, Alexander (Department: 2824)

Static information storage and retrieval

Systems using particular element

Capacitors

C365S189070, C365S230030, C365S230050

Reexamination Certificate

active

07911825

ABSTRACT:
A semiconductor memory device includes a plurality of N external ports, each of which receives commands, and an internal circuit which performs at least N access operations during a minimum interval of the commands that are input into one of the external ports.

REFERENCES:
patent: 4636982 (1987-01-01), Takemae et al.
patent: 4796232 (1989-01-01), House
patent: 4967398 (1990-10-01), Jamoua et al.
patent: 5001671 (1991-03-01), Koo et al.
patent: 5036491 (1991-07-01), Yamaguchi
patent: 5276842 (1994-01-01), Sugita
patent: 5497353 (1996-03-01), Sato et al.
patent: 5587957 (1996-12-01), Kowalczyk et al.
patent: 5617367 (1997-04-01), Holland et al.
patent: 5659711 (1997-08-01), Sugita
patent: 5737569 (1998-04-01), Nadir et al.
patent: 5768211 (1998-06-01), Jones et al.
patent: 5781480 (1998-07-01), Nogle
patent: 5946262 (1999-08-01), Randolph et al.
patent: 6078527 (2000-06-01), Roth et al.
patent: 6134168 (2000-10-01), Harrington et al.
patent: 6167487 (2000-12-01), Camacho et al.
patent: 6233659 (2001-05-01), Cohen et al.
patent: 6411128 (2002-06-01), Maeda
patent: 6421291 (2002-07-01), Watanabe et al.
patent: 6430103 (2002-08-01), Nakayama et al.
patent: 6438054 (2002-08-01), Kanazashi
patent: 6473357 (2002-10-01), Fan et al.
patent: 6636449 (2003-10-01), Matsuzaki
patent: 6877071 (2005-04-01), Sherman
patent: 2002/0010831 (2002-01-01), DeMone et al.
patent: 2002/0078269 (2002-06-01), Agarwala et al.
patent: 0 496 391 (1992-07-01), None
patent: 0 520 425 (1992-12-01), None
patent: 62-221747 (1987-09-01), None
patent: 3-105788 (1991-05-01), None
patent: 4-49595 (1992-02-01), None
patent: 4-326138 (1992-11-01), None
patent: 07-175713 (1995-07-01), None
patent: 08-016455 (1996-01-01), None
patent: 10-208479 (1998-08-01), None
patent: 2000-30460 (2000-01-01), None
patent: 00/19437 (2000-04-01), None
Partial English-language Translation of Office Action from the Japanese Patent Office dated Aug. 3, 2010 for Japanese Patent Application No. 2000-387891.
Partial English-language Translation of Office Action from the Japanese Patent Office dated Jul. 20, 2010 for Japanese Patent Application No. 2000-398893.

Affiliated with

Also associated with

Rating

Multi-port memory based on DRAM core does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-port memory based on DRAM core, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory based on DRAM core will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2655095