Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With heat sink means
Reexamination Certificate
2005-02-07
2009-06-30
Williams, Alexander O (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With heat sink means
C257SE23039, C257SE23042, C257SE23046, C257SE23051, C257SE23124, C257S712000, C257S713000, C257S717000, C257S720000, C257S676000, C257S684000, C257S796000, C438S123000
Reexamination Certificate
active
07554179
ABSTRACT:
A multi-leadframe semiconductor package and method of manufacture includes a first leadframe having a die pad and a plurality of contact leads around the periphery of the die pad. A die is attached to the die pad and electrically connected to the plurality of contact leads. A heat spreader leadframe having a heat spreader and a plurality of terminal leads around the periphery of the heat spreader is provided. The die pad is attached to the heat spreader, and the plurality of contact leads is attached to the plurality of terminal leads.
REFERENCES:
patent: 5900676 (1999-05-01), Kweon et al.
patent: 6661083 (2003-12-01), Lee et al.
patent: 6730544 (2004-05-01), Yang
patent: 6768186 (2004-07-01), Letterman, Jr. et al.
patent: 6849952 (2005-02-01), Ishimura et al.
patent: 7061079 (2006-06-01), Weng et al.
patent: 7074653 (2006-07-01), Lange
patent: 7129568 (2006-10-01), Lee et al.
patent: 7169651 (2007-01-01), Park et al.
patent: 7335532 (2008-02-01), Noquil et al.
patent: 2002/0056926 (2002-05-01), Jung et al.
patent: 2002/0063315 (2002-05-01), Huang et al.
patent: 2002/0144396 (2002-10-01), Glenn
patent: 2002/0145186 (2002-10-01), Tzu et al.
patent: 2003/0071333 (2003-04-01), Matsuzawa
patent: 2003/0197290 (2003-10-01), Crowley et al.
patent: 2004/0011699 (2004-01-01), Park
patent: 2004/0021220 (2004-02-01), Kubo
patent: 2004/0061217 (2004-04-01), Ku et al.
patent: 2004/0089926 (2004-05-01), Hsu et al.
patent: 2004/0238857 (2004-12-01), Beroz et al.
patent: 2004/0238923 (2004-12-01), Lee et al.
patent: 2005/0001292 (2005-01-01), Hatauchi
patent: 2005/0037618 (2005-02-01), Lee et al.
patent: 2005/0051877 (2005-03-01), Hsu
patent: 2005/0104194 (2005-05-01), Weng et al.
patent: 2005/0106777 (2005-05-01), Ikenaga et al.
patent: 2005/0121756 (2005-06-01), Chow et al.
patent: 2005/0146057 (2005-07-01), Khor et al.
patent: 2005/0167791 (2005-08-01), Youn et al.
patent: 2005/0248041 (2005-11-01), Kuah et al.
patent: 2005/0263864 (2005-12-01), Islam et al.
patent: 2006/0006510 (2006-01-01), Koduri
patent: 2006/0007661 (2006-01-01), Iketaki
patent: 2006/0033184 (2006-02-01), Park et al.
patent: 2006/0088956 (2006-04-01), Hung et al.
patent: 2006/0148127 (2006-07-01), Ong et al.
patent: 2006/0192274 (2006-08-01), Lee et al.
patent: 2006/0202313 (2006-09-01), Tan et al.
patent: 2007/0080437 (2007-04-01), Marimuthu et al.
patent: 2007/0215990 (2007-09-01), San Antonio et al.
Chow Seng Guan
Marimuthu Pandi Chelvam
Punzalan Jeffrey D.
Shim Il Kwon
Ishimaru Mikio
Stats Chippac Ltd.
Williams Alexander O
LandOfFree
Multi-leadframe semiconductor package and method of manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-leadframe semiconductor package and method of manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-leadframe semiconductor package and method of manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4104113