Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-09-26
2006-09-26
Kebede, Brook (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S305000, C257SE21626
Reexamination Certificate
active
07112497
ABSTRACT:
The present invention pertains to a multi-layer sidewall process (100) that facilitates forming a transistor in a manner that allows adherence to certain design rules while concurrently mitigating adverse effects associated with forming areas of transistors close to one another. First sidewall spacers having first widths are formed (124) alongside a gate structure of a transistor to facilitate implanting source/drain dopants far enough away from the gate structure so that dopant atoms are unlikely to migrate into a channel area under the gate structure. Additionally, the process provides uniform layers for dopant atoms to pass through to mitigate variations in device characteristics across a wafer. The manner of forming the sidewall spacers also allows a salicide blocking process to be simplified. The first sidewall spacers are subsequently reduced (132) to establish second sidewall spacers having second widths which are smaller than the first widths. The smaller second sidewall spacers facilitate compliance with design rules by allowing source and drain contacts to be formed closer to the gate structure.
REFERENCES:
patent: 5573965 (1996-11-01), Chen et al.
patent: 6455362 (2002-09-01), Tran et al.
patent: 6881616 (2005-04-01), Hellig et al.
patent: 6930007 (2005-08-01), Bu et al.
patent: 2002/0192868 (2002-12-01), Kim
patent: 2005/0026380 (2005-02-01), Kammler et al.
U.S. Appl. No. 10/383,090, filed Mar. 6, 2003, Mehrad et al.
Chatterjee Amitava
Liu Vivian
Mehrad Freidoon
Brady III W. James
Garner Jacqueline J.
Kebede Brook
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Multi-layer reducible sidewall process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layer reducible sidewall process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer reducible sidewall process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555986