Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-09-30
1999-12-21
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710129, 710260, G06F 1300
Patent
active
060063017
ABSTRACT:
An interrupt router includes a first interface. The first interface is coupled to a first interrupt delivery medium. The interrupt router includes a second interface. The second interface is coupled to a second interrupt delivery medium. The interrupt router includes an interrupt routing unit. The interrupt routing unit is coupled to the first interface and the second interface. The interrupt routing unit routes interrupts originating from the first interrupt delivery medium and the second interrupt delivery medium to a input/output (I/O) bus.
REFERENCES:
Interrupt web pages--PC Webopaedia Definition and Links; http://webopedia.internet.com/TERM/i/interrupt.html; 2 pages, (printed May 31, 1999).
Interrupt web pages--PC Guide; http://www.pcguide.com/ref/res/mbsys/res/irq/func.htm; pp. 1-13, (printed May 31, 1999).
Data Sheet for the 8259a Programmable Interrupt Controller (8259A/8259A-2); www.intel.com; pp. 1-24, (printed May 31, 1999).
Intel Corporation
Sheikh Ayaz R.
Wiley David A.
LandOfFree
Multi-delivery scheme interrupt router does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-delivery scheme interrupt router, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-delivery scheme interrupt router will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-516703