Multi-chip system having a continuous burst read mode of...

Details Multi-chip system having a continuous burst read mode of... Multi-chip system having a continuous burst read mode of...

2005-05-03

2005-05-03

Gaffin, Jeffrey (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

C710S002000, C710S003000, C710S004000, C710S008000, C710S009000, C710S033000, C710S061000, C711S001000, C711S002000, C711S005000, C711S100000, C711S170000, C365S185110, C365S230030

Reexamination Certificate

active

06889268

ABSTRACT:
Embodiments of the invention provide a multi-chip system that includes a first and a second semiconductor memory device. The memory devices are mounted in a single package. The multi-chip system has a continuous burst read mode of operation, in which a read operation can be successively carried out without latency even though an address region moves from the first semiconductor memory device to the second memory device.

REFERENCES:
patent: 5787047 (1998-07-01), Norris et al.
patent: 6006288 (1999-12-01), McIntyre, Jr. et al.
patent: 6009494 (1999-12-01), Pawlowski
patent: 6097666 (2000-08-01), Sakui et al.
patent: 6128696 (2000-10-01), Farmwald et al.
patent: 6185656 (2001-02-01), Pawlowski
patent: 6216180 (2001-04-01), Kendall et al.
patent: 6330650 (2001-12-01), Toda et al.
patent: 6700831 (2004-03-01), Feurle
patent: 6724682 (2004-04-01), Lee et al.

Affiliated with

Also associated with

Rating

Multi-chip system having a continuous burst read mode of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-chip system having a continuous burst read mode of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-chip system having a continuous burst read mode of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3388066