Multi-chip package for reducing parasitic load of pin

Details Multi-chip package for reducing parasitic load of pin Multi-chip package for reducing parasitic load of pin

2006-12-12

2006-12-12

Pham, Hoai (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257S723000, C257S786000

Reexamination Certificate

active

07148563

ABSTRACT:
A multi-chip package includes first through Nth semiconductor chips, each of which includes an input/output pad, an input/output driver coupled to the input/output pad, and an internal circuit. Each of the first through Nth semiconductor chips includes an internal pad for coupling the internal input/output driver and the internal circuit. The internal pads of the first through Nth semiconductor chips are coupled to each other such as via a common pad installed at a substrate. The input/output pad of the first semiconductor chip directly receives an input/output signal from a corresponding pin of the multi-chip package. The second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads coupled to each other.

REFERENCES:
patent: 6621155 (2003-09-01), Perino et al.
patent: 2003/0015733 (2003-01-01), Hayashi et al.
patent: 2003/0028835 (2003-02-01), Ishikawa
patent: 2003/0234674 (2003-12-01), Morgan

Affiliated with

Also associated with

Rating

Multi-chip package for reducing parasitic load of pin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-chip package for reducing parasitic load of pin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-chip package for reducing parasitic load of pin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3670710