Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Patent
1998-04-23
1999-12-14
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Die bond
257782, H01L 2348, H01L 2352, H01L 2940
Patent
active
060021802
ABSTRACT:
A method for forming a chip module such as a multi chip module or a memory module is provided. The multi chip module includes a substrate configured to mount a plurality of semiconductor dice thereon. The substrate includes raised contact members formed in patterns that correspond to the locations of bond pads on the dice. An anisotropic conductive adhesive layer is formed between the contact members on the substrate and the bond pads on the dice to secure the dice to the substrate and form an electrical connection therebetween. In addition, an underfill layer can be formed between the dice and substrate to fill the gap therebetween and further secure the dice to the substrate. Conductors and input/output pads formed on the substrate form electrical paths to and from the contact members. To form a memory module, one or more multi chip modules can be mounted to a supporting substrate having an edge connector in electrical communication with the conductors and with contact members on the substrates.
REFERENCES:
patent: 5140405 (1992-08-01), King et al.
patent: 5262674 (1993-11-01), Bannerji et al.
patent: 5438223 (1995-08-01), Higashi et al.
patent: 5440240 (1995-08-01), Wood et al.
patent: 5458694 (1995-10-01), Nuyen
patent: 5474620 (1995-12-01), Nath et al.
patent: 5483741 (1996-01-01), Akram et al.
patent: 5519332 (1996-05-01), Wood et al.
patent: 5541525 (1996-07-01), Wood et al.
patent: 5557149 (1996-09-01), Richards
patent: 5559444 (1996-09-01), Farnworth et al.
patent: 5578526 (1996-11-01), Akram et al.
patent: 5578527 (1996-11-01), Chang et al.
patent: 5607818 (1997-03-01), Akram et al.
patent: 5625230 (1997-04-01), Park et al.
patent: 5634267 (1997-06-01), Farnworth et al.
patent: 5661042 (1997-08-01), Fang et al.
patent: 5668059 (1997-09-01), Christie et al.
patent: 5678301 (1997-10-01), Gochnour et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5789278 (1998-08-01), Akram et al.
patent: 5790377 (1998-08-01), Schreiber
patent: 5844320 (1998-12-01), Ono et al.
patent: 5866951 (1999-02-01), Gademann et al.
Akram Salman
Farnworth Warren M.
Wood Alan G.
Clark Sheila V.
Gratton Stephen A.
Micro)n Technology, Inc.
LandOfFree
Multi chip module with conductive adhesive layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi chip module with conductive adhesive layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi chip module with conductive adhesive layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-866246