Multi-bit data output buffer for semiconductor memory device

Details Multi-bit data output buffer for semiconductor memory device Multi-bit data output buffer for semiconductor memory device

1996-07-01

1997-12-30

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36518907, 327108, 327379, G11C 700

Patent

active

057038120

ABSTRACT:
A multi-bit data output buffer for a semiconductor memory device, comprising a data input circuit for inputting at least two bit data, at least two bit data buffering circuits, each of at least two bit data buffering circuits buffering a corresponding one of at least two bit data from the data input circuit, and a bit data comparison circuit for controlling the amounts of current flowing to at least two bit data buffering circuits according to logic values of at least two bit data from the data input circuit. According to the present invention, the multi-bit data output buffer is capable of minimizing the generation of noise in the output data and enhancing a response speed of the output data with respect to the input data.

REFERENCES:
patent: 4910710 (1990-03-01), Kobatake
patent: 5237213 (1993-08-01), Tanoi
patent: 5255239 (1993-10-01), Taborn et al.
patent: 5369316 (1994-11-01), Chen et al.
patent: 5430335 (1995-07-01), Tanoi

Affiliated with

Also associated with

Rating

Multi-bit data output buffer for semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bit data output buffer for semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit data output buffer for semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-209033