Semiconductor device manufacturing: process – Having magnetic or ferroelectric component
Reexamination Certificate
2005-02-22
2005-02-22
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Having magnetic or ferroelectric component
C438S633000, C438S975000
Reexamination Certificate
active
06858441
ABSTRACT:
A method of manufacturing a resistive semiconductor memory device (100), comprising depositing an insulating layer (132) over a workpiece (30), and defining a pattern for a plurality of alignment marks (128) and a plurality of conductive lines (112) within the insulating layer (132). A conductive material is deposited over the wafer to fill the alignment mark (128) and conductive line (112) patterns. The insulating layer (132) top surface is chemically-mechanically polished to remove excess conductive material from the insulating layer (132) and form conductive lines (112), while leaving conductive material remaining within the alignment marks (128). A masking layer (140) is formed over the conductive lines (112), and at least a portion of the conductive material is removed from within the alignment marks (128). The alignment marks (128) are used for alignment of subsequently deposited layers of the resistive memory device (100).
REFERENCES:
patent: 5002902 (1991-03-01), Watanabe
patent: 5100834 (1992-03-01), Mukai
patent: 5401691 (1995-03-01), Caldwell
patent: 5503962 (1996-04-01), Caldwell
patent: 5663099 (1997-09-01), Okabe et al.
patent: 5738961 (1998-04-01), Chen
patent: 5958800 (1999-09-01), Yu et al.
patent: 6146969 (2000-11-01), Tan et al.
patent: 6447634 (2002-09-01), Zahorik et al.
patent: 6555925 (2003-04-01), Higashi et al.
patent: 20010001077 (2001-05-01), Tan et al.
patent: 20010001571 (2001-05-01), Johnson et al.
patent: 20010001735 (2001-05-01), Chu et al.
patent: 20010040778 (2001-11-01), Abraham et al.
patent: 20020009876 (2002-01-01), Wege et al.
patent: 20020072195 (2002-06-01), Anma et al.
patent: 20020096775 (2002-07-01), Ning
patent: 20020100978 (2002-08-01), Tomita et al.
patent: 20020192926 (2002-12-01), Schroeder et al.
patent: 20030017707 (2003-01-01), Yamashita et al.
patent: 20030102576 (2003-06-01), Teramoto
patent: 20030224260 (2003-12-01), Ning
patent: 20040038543 (2004-02-01), Zahorik et al.
patent: 20040102014 (2004-05-01), Ning et al.
Lee Gill Yong
Low Kia-Seng
Ning Xian J.
Nuetzel Joachim
Ramachandran Ravikumar
Infineon - Technologies AG
Slater & Matsil L.L.P.
LandOfFree
MRAM MTJ stack to conductive line alignment method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MRAM MTJ stack to conductive line alignment method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MRAM MTJ stack to conductive line alignment method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470182