Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-12-17
1998-04-21
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438981, H01L 21336
Patent
active
057417377
ABSTRACT:
The invention relates to a transistor having a ramped gate oxide thickness, a semiconductor device containing the same and a method for making a transistor.
REFERENCES:
patent: 3719866 (1973-03-01), Naber et al.
patent: 3877055 (1975-04-01), Fisher et al.
patent: 4566175 (1986-01-01), Smayling et al.
patent: 4611308 (1986-09-01), Lonky
patent: 4642881 (1987-02-01), Matsukawa et al.
patent: 4660062 (1987-04-01), Nishizawa et al.
patent: 4810667 (1989-03-01), Zorinsky et al.
patent: 4878100 (1989-10-01), McDavid
patent: 4885617 (1989-12-01), Mazure-Espejo et al.
patent: 5101257 (1992-03-01), Hayden et al.
patent: 5284786 (1994-02-01), Sethi
patent: 5323039 (1994-06-01), Asano et al.
patent: 5326999 (1994-07-01), Kim et al.
patent: 5357126 (1994-10-01), Jimenez
patent: 5376562 (1994-12-01), Fitch et al.
patent: 5413948 (1995-05-01), Pfiester et al.
patent: 5498577 (1996-03-01), Fulford, Jr. et al.
patent: 5502321 (1996-03-01), Matsushita
patent: 5516717 (1996-05-01), Hsu
Cypress Semiconductor Corporation
Lebentritt Michael S.
Niebling John
LandOfFree
MOS transistor with ramped gate oxide thickness and method for m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor with ramped gate oxide thickness and method for m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor with ramped gate oxide thickness and method for m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2057297