Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-04-27
2004-06-08
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S300000, C438S303000, C438S306000, C438S527000
Reexamination Certificate
active
06746926
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to field effect transistor fabrication, and more particularly to engineering of the channel under the transistor to counter short field effects in deep-submicron complementary (CMOS) field effect transistors on the same chip.
BACKGROUND OF THE INVENTION
When MOSFET gate length is scaled below 100 nanometers (nm), short channel effects become significant factors. Strong or higher implant dose super halo implants are widely used in deep submicron CMOS technology to engineer the FET channel to overcome short channel effects. Super halo implants, however, tend to degrade the source/drain junction capacitance, resulting in slower switching speed of the transistor. What is needed is a method to engineer the channel doping profile without affecting the source/drain junction region to overcome the short channel effects in deep submicron CMOS chips having gate lengths of 50 nm or less.
BRIEF SUMMARY OF THE INVENTION
The present invention is a method for improving the channel doping profile of deep-submicron field effect transistors and MOSFETs. By way of example, and not of limitation, the method involves a highly localized halo implant formed in the channel region but not in the source/drain junction. The halo implant is performed through a gap formed by removal of a temporary spacer. The MOSFET is then further completed.
The resultant device exhibits an increased operating speed over heretofore known similar devices. The instant method improves device density on the chip, enhancing the manufacturing precision and efficiency. Further objects and advantages of the invention will be brought out in the following portions of the specification, wherein the detailed description is for the purpose of fully disclosing preferred embodiments of the invention without placing limitations thereon.
REFERENCES:
patent: 4998150 (1991-03-01), Rodder et al.
patent: 5320974 (1994-06-01), Hori et al.
patent: 5595919 (1997-01-01), Pan
patent: 5733792 (1998-03-01), Masuoka
patent: 5834355 (1998-11-01), Doyle
patent: 6190977 (2001-02-01), Wu
patent: 6248637 (2001-06-01), Yu
patent: 6489206 (2002-12-01), Chen et al.
Advanced Micro Devices , Inc.
Farjami & Farjami LLP
Niebling John F.
Pompey Ron
LandOfFree
MOS transistor with highly localized super halo implant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor with highly localized super halo implant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor with highly localized super halo implant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3354641