Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-04
1999-06-08
Brown, Peter Toby
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438289, 438514, H01L 218246
Patent
active
059111070
ABSTRACT:
A MOS semiconductor ROM device is provided which is capable of preventing an ion implantation region of one memory cell from overlapping into a region of an adjacent memory cell and causing a threshold voltage V.sub.T of the adjacent memory cell from rising. The device contains a semiconductor substrate, first and second linear regions, first and second interconnect lines, a first notch, and a first doping area. The first linear region is formed over the semiconductor substrate, and the second linear region is formed over the semiconductor substrate parallel to the first linear region. The first interconnect line is formed over the semiconductor substrate and is perpendicular to the first and second linear regions, and the second interconnect line is formed over the substrate parallel to the first interconnect line. The first notch is formed in the first interconnect line between the is first and second linear regions to form a narrowed portion of the first interconnect line. The first doping area is defined between the first and second linear regions and below the narrowed portion of the first interconnect line and is doped with impurities.
REFERENCES:
patent: 4839510 (1989-06-01), Okabe et al.
patent: 5027175 (1991-06-01), Iwasa
patent: 5031018 (1991-07-01), Shirato et al.
patent: 5172198 (1992-12-01), Aritome et al.
patent: 5204542 (1993-04-01), Namaki et al.
patent: 5418178 (1995-05-01), Shoji
patent: 5608241 (1997-03-01), Shibuya et al.
patent: 5691551 (1997-11-01), Eimori
patent: 5760452 (1998-06-01), Terada
patent: 5811862 (1998-09-01), Okugaki et al.
Brown Peter Toby
Guerrero Maria
NEC Corporation
LandOfFree
MOS transistor read-only memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor read-only memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor read-only memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1688653