Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-02-09
2008-08-26
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S513000
Reexamination Certificate
active
07416950
ABSTRACT:
A method for forming, in a single-crystal semiconductor substrate of a first conductivity type, doped surface regions of the second conductivity type and deeper doped regions of the first conductivity type underlying the surface regions, including the step of negatively biasing the substrate placed in the vicinity of a plasma including, in the form of cations dopants of the first conductivity type and dopants of a second conductivity type, the dopants of the second conductivity type having an atomic mass which is greater than that of the dopants of the first conductivity type.
REFERENCES:
patent: 5561072 (1996-10-01), Saito
patent: 6242314 (2001-06-01), Chen et al.
patent: 6380021 (2002-04-01), Wang et al.
patent: 6395593 (2002-05-01), Pendharkar et al.
patent: 6465335 (2002-10-01), Kunikiyo
patent: 2005/0191827 (2005-09-01), Collins et al.
patent: 2006/0043531 (2006-03-01), Erokhin et al.
Quirk et al., “Characteristics of Semiconductor Materials”, Semiconductor Manufacturing Technology, Prentice Hall, 2001, pp. 33-37.
French Search Report from French Patent Application 05/50374, filed Feb. 9, 2005.
Patent Abstracts of Japan, vol. 1998, No. 14, Dec. 31, 1998 & JP 10 256175 A (Yamaha Corp.), Sep. 25, 1998.
Patent Abstracts of Japan vol. 1995, No. 06, Jul. 31, 1995 & JP 07 086196 A (Sony Corp.), Mar. 31, 1995.
Patent Abstracts of Japan vol. 014, No. 139 (E-0903), Mar. 15, 1990 & JP 02 003915 A (Matsushita Electron Corp.), Jan. 9, 1990.
Lallement Fabrice
Lenoble Damien
Jorgenson Lisa K.
Morris James H.
STMicroelectronics S.A.
Thomas Toniae M.
Wilczewski M.
LandOfFree
MOS transistor forming method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor forming method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor forming method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3996466