Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-11-14
2006-11-14
Lindsay, Jr., Walter L. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S300000, C438S305000
Reexamination Certificate
active
07135374
ABSTRACT:
A method of forming a MOS transistor is disclosed. An example method forms an insulating film and a first silicon layer on a semiconductor substrate in order. The example method forms an impurity region by injecting impurity ions into a predetermined region of the first silicon layer, forms a common source line by forming a second silicon layer on the impurity region, and then injecting impurity ions into the second silicon layer. The example method also forms a gate oxide over whole surfaces of the first silicon layer and the common source line, forms side walls made of insulating film on the gate oxide film positioned at sides of the common source line, forms drain regions by injecting impurity ions into the first silicon layer being positioned at a predetermined distance from the common source line, and forms gate electrodes on sides of the side walls.
REFERENCES:
patent: 5516711 (1996-05-01), Wang
patent: 5991225 (1999-11-01), Forbes et al.
patent: 6124729 (2000-09-01), Noble et al.
patent: 6153468 (2000-11-01), Forbes et al.
patent: 6171916 (2001-01-01), Sugawara et al.
patent: 6346732 (2002-02-01), Mizushima et al.
patent: 6486027 (2002-11-01), Noble et al.
patent: 6597037 (2003-07-01), Forbes et al.
patent: 2003/0001219 (2003-01-01), Chau et al.
patent: 2005/0093021 (2005-05-01), Ouyang et al.
patent: 2002-0045751 (2002-06-01), None
Office Action issued by the Korean Patent Office for Korean Application No. 10-2003-0047267 and an English translation, Feb. 24, 2005, 2 pages.
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
Lindsay Jr. Walter L.
LandOfFree
MOS transistor and fabrication method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor and fabrication method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor and fabrication method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3657665