MOS TEG structure

Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324765, H01L 2358, G01R 3126

Patent

active

059490900

ABSTRACT:
A semiconductor integrated circuit includes a rectangular semiconductor chip having a main surface, a plurality of pads formed in a peripheral portion of the main surface of the semiconductor chip, for connection to external connecting members, a plurality of circuit elements of an integrated circuit formed in an area of the main surface other than an area in which the plurality of pads are formed, and at least one characteristic evaluating circuit element connected to at least one of the plurality of circuit elements of the integrated circuit by sharing an impurity doped region which forms part of the at least one circuit element with the at least one circuit element of the integrated circuit in an area of the main surface other than the peripheral portion in which the plurality of pads are formed.

REFERENCES:
patent: 4931844 (1990-06-01), Zommer
patent: 5250823 (1993-10-01), Veendrick et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

MOS TEG structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS TEG structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS TEG structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1806706

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.