Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-07-19
2011-07-19
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S300000, C438S304000, C257SE21409
Reexamination Certificate
active
07981749
ABSTRACT:
MOS structures that exhibit lower contact resistance and methods for fabricating such MOS structures are provided. In one method, a semiconductor substrate is provided and a gate stack is fabricated on the semiconductor substrate. An impurity-doped region within the semiconductor substrate aligned with the gate stack is formed. Adjacent contact fins extending from the impurity-doped region are fabricated and a metal silicide layer is formed on the contact fins. A contact to at least a portion of the metal silicide layer on at least one of the contact fins is fabricated.
REFERENCES:
patent: 6136698 (2000-10-01), Lu
patent: 7265059 (2007-09-01), Rao et al.
patent: 7749905 (2010-07-01), Cohen et al.
patent: 2003/0006462 (2003-01-01), Quek et al.
patent: 2003/0148563 (2003-08-01), Nishiyama
patent: 2004/0129981 (2004-08-01), Kim et al.
patent: 2005/0170571 (2005-08-01), Dietz et al.
patent: 2006/0157749 (2006-07-01), Okuno
patent: 2007/0020565 (2007-01-01), Koh et al.
patent: 2007/0077743 (2007-04-01), Rao et al.
patent: 2008/0008969 (2008-01-01), Zhou et al.
patent: 2008/0169495 (2008-07-01), Orner et al.
patent: 2008/0261349 (2008-10-01), Abatchev et al.
patent: 2009/0039420 (2009-02-01), Trivedi et al.
patent: 05 315613 (1993-11-01), None
patent: 07 183486 (1995-07-01), None
patent: 2004260003 (2004-09-01), None
patent: 2004 0065339 (2004-07-01), None
PCT International Search Report for International application No. PCT/US08/008801: dated Oct. 6, 2008.
GlobalFoundries Inc.
Ingrassia Fisher & Lorenz P.C.
Mulpuri Savitri
LandOfFree
MOS structures that exhibit lower contact resistance and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS structures that exhibit lower contact resistance and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS structures that exhibit lower contact resistance and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2716706