Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-09-13
2009-10-27
Jacques, Jacques H. Louis (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S726000, C714S728000, C714S729000, C714S738000, C714S739000
Reexamination Certificate
active
07610531
ABSTRACT:
Mechanisms for modifying a test pattern to control power supply noise are provided. A portion of a sequence of states in a test sequence of a test pattern waveform is modified so as to achieve a circuit voltage, e.g., an on-chip voltage, which approximates a nominal circuit voltage, such as produced by the application of other portions of the sequence of states in the same or different test sequences. For example, hold state cycles or shift-scan state cycles may be inserted or removed prior to test state cycles in the test pattern waveform. The insertion/removal shifts the occurrence of the test state cycles within the test pattern waveform so as to adjust the voltage response of the test state cycles so that they more closely approximate a nominal voltage response. In this way, false failures due to noise in the voltage supply may be eliminated.
REFERENCES:
patent: 6031362 (2000-02-01), Bradley
patent: 6807645 (2004-10-01), Angelotti et al.
patent: 6901546 (2005-05-01), Chu et al.
patent: 7055077 (2006-05-01), Kiryu et al.
patent: 7135895 (2006-11-01), Komura
Nourani et al., Pattern Generation and Estimation for Power Supply Noise Analysis, 2005, IEEE, pp. 1-6.
Baker et al., Interconnect Test Pattern Generation Algorithm For Meeting Device and Global SSO Limits With Safe Initial Vectors, 2004, IEEE, paper .2, pp. 163-172.
Miczo, Alexander, Digital Logic Testing and Simulation (Second Edition), Aug. 29, 2003, 2nd, pp. 451-512.
Dhong Sang H.
Flachs Brian
Gervais Gilles
Michael Brad W.
Riley Mack W.
International Business Machines - Corporation
Jacques Jacques H. Louis
Tabone, Jr. John J
Talpis Matthew B.
Walder, Jr. Stephen J.
LandOfFree
Modifying a test pattern to control power supply noise does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modifying a test pattern to control power supply noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modifying a test pattern to control power supply noise will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4094682