Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-03-15
2011-03-15
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S618000, C438S639000, C438S653000, C257SE21584
Reexamination Certificate
active
07906428
ABSTRACT:
The present invention provides an interconnect structure that can be made in the BEOL which exhibits good mechanical contact during normal chip operations and does not fail during various reliability tests as compared with the conventional interconnect structures described above. The inventive interconnect structure has a kinked interface at the bottom of a via that is located within an interlayer dielectric layer. Specifically, the inventive interconnect structure includes a first dielectric layer having at least one metallic interconnect embedded within a surface thereof; a second dielectric layer located atop the first dielectric layer, wherein said second dielectric layer has at least one aperture having an upper line region and a lower via region, wherein the lower via region includes a kinked interface; at least one pair of liners located on at least vertical walls of the at least one aperture; and a conductive material filling the at least one aperture.
REFERENCES:
patent: 4484979 (1984-11-01), Stocker
patent: 4495220 (1985-01-01), Wolf et al.
patent: 4560436 (1985-12-01), Bukhman et al.
patent: 4832788 (1989-05-01), Nemiroff
patent: 4902377 (1990-02-01), Berglund et al.
patent: 5071518 (1991-12-01), Pan
patent: 5098860 (1992-03-01), Chakravorty et al.
patent: 5308415 (1994-05-01), Chou
patent: 5354712 (1994-10-01), Ho et al.
patent: 5498889 (1996-03-01), Hayden
patent: 5545927 (1996-08-01), Farooq et al.
patent: 5891802 (1999-04-01), Tao et al.
patent: 5899740 (1999-05-01), Kwon
patent: 5904565 (1999-05-01), Nguyen et al.
patent: 5933753 (1999-08-01), Simon et al.
patent: 6011311 (2000-01-01), Hsing et al.
patent: 6181012 (2001-01-01), Edelstein et al.
patent: 6203863 (2001-03-01), Lui et al.
patent: 6465376 (2002-10-01), Uzoh et al.
patent: 6498091 (2002-12-01), Chen et al.
patent: 6613666 (2003-09-01), Ma
patent: 6656841 (2003-12-01), Kim
patent: 6686662 (2004-02-01), Merchant et al.
patent: 6764940 (2004-07-01), Rozbicki et al.
patent: 6828228 (2004-12-01), Li
patent: 6905958 (2005-06-01), Gracias et al.
patent: 2002/0171147 (2002-11-01), Yew et al.
patent: 2003/0087520 (2003-05-01), Chen et al.
patent: 2003/0216037 (2003-11-01), Zhang et al.
patent: 2003/0224595 (2003-12-01), Smith et al.
patent: 2004/0018722 (2004-01-01), Tarumi et al.
patent: 2004/0048461 (2004-03-01), Chen et al.
patent: 2004/0209460 (2004-10-01), Xi et al.
patent: 2005/0064701 (2005-03-01), Dalton et al.
patent: 2005/0118796 (2005-06-01), Chiras et al.
patent: 2006/0024953 (2006-02-01), Papa Rao et al.
Clevenger Lawrence A.
Dalton Timothy Joseph
Hsu Louis C.
Murray Conal Eugene
Radens Carl
International Business Machines - Corporation
Percello, Esq. Louis J.
Sarkar Asok K
Scully , Scott, Murphy & Presser, P.C.
Slutsker Julia
LandOfFree
Modified via bottom structure for reliability enhancement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modified via bottom structure for reliability enhancement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified via bottom structure for reliability enhancement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2781896