Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2006-03-21
2006-03-21
Schillinger, Laura M. (Department: 2813)
Semiconductor device manufacturing: process
With measuring or testing
C438S017000, C438S021000
Reexamination Certificate
active
07015050
ABSTRACT:
A test structure and a test method for determining misalignment occurring in integrated circuit manufacturing processes are provided. The test structure includes a first conductive layer having a first testing structure and a second testing structure, a dielectric layer thereon, and a second conductive layer on the dielectric layer. The second conductive layer includes a third testing structure and a fourth testing structure, which respectively overlap a portion of the first testing structure and the second testing structure in a first direction and a second direction. The first direction is opposite to the second direction. The method includes a step of measuring the electrical characteristic between the first and the second conductive layers to calculate an offset amount caused by the misalignment.
REFERENCES:
patent: 6294909 (2001-09-01), Leedy
patent: 6790685 (2004-09-01), Lee
patent: 2003/0096436 (2003-05-01), Satya et al.
patent: 2003/0129509 (2003-07-01), Yamaguchi
patent: 2004/0124412 (2004-07-01), Huang et al.
patent: 2005/0176174 (2005-08-01), Leedy
Huang Chien-Chang
Huang Chin-Ling
Jiang Bo-Ching
Ting Yu-Wei
Wu Tie-Jiang
Birch & Stewart Kolasch & Birch, LLP
Nanya Techonolgy Corporation
Schillinger Laura M.
LandOfFree
Misalignment test structure and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Misalignment test structure and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Misalignment test structure and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578744